# MCS-8 Microcomputer Set

## 8008 8 Bit Parallel Central Processor Unit

## **USERS MANUAL**





## **INTEL SUPPORT MAKES SYSTEM BUILDING EASY.**

The MCS-8<sup>™</sup> parallel 8-bit microcomputer set is designed for efficient handling of large volumes of data. It has interrupt capability, operates synchronously or asynchronously with external memory, and executes subroutines nested up to seven levels. The 8008 CPU, heart of the MCS-8, replaces 125 TTL packs. With it you can easily address up to 16k 8-bit words of ROM, RAM or shift registers. Using bank switching techniques, you can extend its memory indefinitely.

The PL/M<sup>TM</sup> High Level Language is an easy-to-learn, systems oriented language derived from IBM's PL/I by Intel for programming the MCS-8 and future 8-bit microcomputers. It gives the microcomputer programmer the same high level language advantages currently available in mini and large computers. By actual tests, PL/M programming and debugging requires less than 10% of the time needed for assembly language. The PL/M compiler is written in Fortran IV for time-share, and needs little or no alteration for most general purpose computers.

Intellec<sup>TM</sup>8 Development Systems provide flexible, inexpensive, and simplified methods for OEM product development. They use RAM for program storage instead of ROM, making program loading and modification easier. The Intellec features are:

- Display and Control Console
- Standard DMA channel
- Standard software package
- Expandable memory and I/O
- TTY interface
- PROM programming capability

The Intellec control panel is used for system monitoring and debugging. These features and the many standard Intellec modules add up to faster turn around and reduced costs for your product development.

And, There's More . . . .

Intel's **Microcomputer Systems Group** continues to develop new design aids that make microcomputer systembuilding easier. They will provide assistance in every phase of your program development.

For additional information:

Microcomputer Systems Group INTEL Corporation 3065 Bowers Avenue Santa Clara, California 95051 Phone (408) 246-7501

int<sub>e</sub>l° d<sub>e</sub>livers.

### 8008

## **8 Bit Parallel Central Processor Unit**

The 8008 is a complete computer system central processor unit which may be interfaced with memories having capacities up to 16K bytes. The processor communicates over an 8-bit data and address bus and uses two leads for internal control and four leads for external control. The CPU contains an 8-bit parallel arithmetic unit, a dynamic RAM (seven 8-bit data registers and an 8x14 stack), and complete instruction decoding and control logic.

### Features

- 8-Bit Parallel CPU on a Single Chip
- 48 Instructions, Data Oriented
- Complete Instruction Decoding and Control Included
- Instruction Cycle Time 12.5 μs with 8008-1 or 20 μs with 8008
- TTL Compatible (Inputs, Outputs and Clocks)
- Can be used with any type or speed semiconductor memory in any combination

- Directly addresses 16K x 8 bits of memory (RAM, ROM, or S.R.)
- Memory capacity can be indefinitely expanded through bank switching using I/O instructions
- Address stack contains eight 14-bit registers (including program counter) which permit nesting of subroutines up to seven levels
- Contains seven 8-bit registers
- Interrupt Capability
- Packaged in 18-Pin DIP



# intellec A NEW, EASY AND INEXPENSIVE WAY TO DEVELOP MICROCOMPUTER SYSTEMS

From Intel, the people who invented the microcomputer, comes a new, inexpensive and easy way to develop OEM microcomputer systems. The widespread usage of low-cost microcomputers is made possible by Intel's MCS-4 four bit, and MCS-8 eight bit, microcomputer sets. To make it easier to use these microcomputer sets, Intel now offers complete 4-bit and 8-bit modular microcomputer development systems called Intellec 4 and Intellec 8. The Intellec modular microcomputers are self-contained expandable systems complete with central processor, memory, I/O, crystal clock, TTY interface, power supplies, standard software, and a control and display console.

The Intellec microcomputer development systems feature:

- 4-bit and 8-bit parallel processor systems
- Program development using RAMS for easier loading and modification
- Standard DMA channel
- Standard software package
- Crystal controlled clocks
- Expandable memory and I/O
- Control panel for system monitoring and program debugging
- PROM programming capability
- Less time and cost for microcomputer systems development

The Intellec 8 is an eight-bit modular microcomputer development system with 5K bytes of memory, ex-

pandable to 16K bytes. At the heart of this system is the Intel 8008 CPU chip which has a repertoire of 48 instructions, seven working registers, an eight level address stack, interrupt capability and direct address capability to 16K bytes of memory.

The Intellec 4 is a four-bit modular microcomputer development system with 5K bytes of program memory. At the heart of this system is the Intel 4004 CPU chip with a repertoire of 45 instructions, sixteen working registers, a four level address stack, and the capability of directly addressing over 43K bits of memory.

Standard Microcomputer Modules. The individual modules used to develop the 4-bit and 8-bit microcomputer systems are also available as off-the-shelf microcomputer building blocks. These include 4-bit and 8-bit CPU modules, I/O Modules, PROM Programmer Modules, Data Storage Modules, Control Modules, a Universal OEM Module and other standard modules for expanding the Intellec systems or developing pre-production systems.

With these modules you can tailor the components to your specific microcomputer needs, buying as little or as much as you need to do the job.

Write for complete details on the Intellec modular microcomputer development systems. They will be available in 120 days, but plan now. Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 246-7501.



Ad Reprint, June 1973

See Appendix VI

#### CONTENTS

		Page No.
I.	Introduction	3
́Н.	Processor Timing	4
	A. State Control Coding	4
	B. Timing	4
	C. Cycle Control Coding	5
HI.	Basic Functional Blocks	7
	A. Instruction Register and Control	7
	B. Memory	7
. •	C. Arithmetic/Logic Unit	7
	D. I/O Buffer	7
IV.	Basic Instruction Set	8
	A. Data and Instruction Formats	8
	B. Summary of Processor Instructions	8
	C. Complete Functional Definition	10 15
		-
V.	Processor Control Signals	18 18
	B. Ready Signal	20
VI.	Electrical Specifications	21
VI.	A. DC and Operating Characteristics	22
	B. AC Characteristics	23
	C. Timing Diagram	23
	D. Typical DC Characteristics	23
	E. Typical AC Characteristics	23
VII.	The SIM8-01 – An MCS-8 Micro Computer	24
	A. SIM8-01 Specifications	25
	B. SIM8-01 Schematic	26
	C. System Description	28
	D. Normal Operation	29
	E. SIM8-01 Pin Description	31
VIII.	MCS-8 PROM Programming System	33
	A. General System Description and Operating Instructions	33
	B. MP7-03 PROM Programmer	39
	C. Programming System Interconnection	40
IX.	Micro Computer Program Development	44
	A. MCS-8 Software Library	44
	B. Development of a Microcomputer System	46
	C. Execution of Programs from RAM on SIM8-01 Using Memory Loader Control Programs	47
×.	MCB8-10 Microcomputer Interconnect and Control Module	49
XI.	Appendices	56
	I. SIM8 Hardware Assembler	56
	II. MCS-8 Software Package – Assembler	71
	A. Assembler Specifications B. Tymshare Users Guide for Assembly	.71 81
	C. General Electric Users Guide for Assembly	81
	D. Sample Program Assembly	82
	III. MCS-8 Software Package – Simulator	84
	A. Introduction	84
	B. Basic Elements	84
	C. INTERP/8 Commands	84
	D. I/O Formatting Commands	88
	E. Error Messages	89
	F. Examples	90
	IV. Teletype Modifications for SIM8-01	95
	V. Programming Examples	98
	B. Teletype and Tape Reader Control Program	98 · 99
	C. Memory Chip Select Decodes and Output Test Program	99 99
	D. RAM Test Program	99 - 99 -
	E. Bootstrap Loader Program	100
	VI. Intellec 8, Bare Bones 8, and Microcomputer Modules	103
XII.	Ordering Information	124
	A. Sales Offices	124
	B. Distributors	125
	C. Ordering Information/Packaging Information	126

NOTICE: The circuits contained herein are suggested applications only. Intel Corporation makes no warranties whatsoever with respect to the completeness, accuracy, patent or copyright status, or applicability of the circuits to a user's requirements. The user is cautioned to check these circuits for applicability to his specific situation prior to use. The user is further cautioned that in the event a patent or copyright claim is made against him as a result of the use of these circuits, Intel shalf have no liability to user with respect to any such claim.



8008 Photomicrograph With Pin Designations

#### I. INTRODUCTION

The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 micro computer system. A micro computer system is formed when the 8008 is interfaced with any type or speed standard semiconductor memory up to 16K 8-bit words. Examples are INTEL's 1101, 1103, 2102 (RAMs), 1302, 1602A, 1702A (ROMs), 1404, 2405 (Shift Registers).

The processor communicates over an 8-bit data and address bus ( $D_0$  through  $D_7$ ) and uses two input leads (READY and INTERRUPT) and four output leads ( $S_0$ ,  $S_1$ ,  $S_2$  and Sync) for control. Time multiplexing of the data bus allows control information, 14 bit addresses, and data to be transmitted between the CPU and external memory.

This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits, and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The control portion of the chip contains logic to implement a variety of register transfer, arithmetic control, and logical instructions. Most instructions are coded in one byte (8 bits); data immediate instructions use two bytes; jump instructions utilize three bytes. Operating with a 500kHz clock, the 8008 CPU executes non-memory referencing instructions in 20 microseconds. A selected device, the 8008-1, executes non-memory referencing instructions in 12.5 microseconds when operating from an 800kHz clock.

All inputs (including clocks) are TTL compatible and all outputs are low-power TTL compatible.

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.

The normal program flow of the 8008 may be interrupted through the use of the "INTERRUPT" control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The "READY" command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.

STATE and SYNC outputs indicate the state of the processor at any time in the instruction cycle.

#### **II. PROCESSOR TIMING**

The 8008 is a complete central processing unit intended for use in any arithmetic, control, or decisionmaking system. The internal organization is centered around an 8-bit internal data bus. All communication within the processor and with external components occurs on this bus in the form of 8-bit bytes of address, instruction or data. (Refer to the accompanying block diagram for the relationship of all of the internal elements of the processor to each other and to the data bus.) For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### A. State Control Coding

The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals  $S_0$ ,  $S_1$ , and  $S_2$ , along with SYNC inform the peripheral circuitry of the state of the processor. A table of the binary state codes and the designated state names is shown below.

	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	STATE
	0	1	0	T1
	0	1	1	T1I
	0	0	1	T2
1	0	0	0	WAIT
	1	0	0	Т3
	1	1	0	STOPPED
	1	1	1	T4
	1	0	1	T5

#### B. Timing

Typically, a machine cycle consists of five states, two states in which an address is sent to memory (T1 and T2), one for the instruction or data fetch (T3), and two states for the execution of the instruction (T4 and T5). If the processor is used with slow memories, the READY line synchronizes the processor with the memories. When the memories are not available for either sending or receiving data, the processor goes into the WAIT state. The accompanying diagram illustrates the processor activity during a single cycle.



Figure 1. Basic 8008 Instruction Cycle

The receipt of an INTERRUPT is acknowledged by the T11. When the processor has been interrupted, this state replaces T1. A READY is acknowledged by T3. The STOPPED state acknowledges the receipt of a HALT instruction.

Many of the instructions for the 8008 are multi-cycle and do not require the two execution states, T4 and T5. As a result, these states are omitted when they are not needed and the 8008 operates asynchronously with respect to the cycle length. The external state transition is shown below. Note that the WAIT state and the STOPPED may be indefinite in length (each of these states will be 2n clock periods). The use of READY and INTERRUPT with regard to these states will be explained later.



Figure 2. CPU State Transition Diagram

#### C. Cycle Control Coding

As previously noted, instructions for the 8008 require one, two, or three machine cycles for complete execution. The first cycle is always an instruction fetch cycle (PCI). The second and third cycles are for data reading (PCR), data writing (PCW), or I/O operations (PCC).

The cycle types are coded with two bits,  $D_6$  and  $D_7$ , and are only present on the data bus during T2.

D <sub>6</sub>	D <sub>7</sub>	CYCLE	FUNCTION
0	0	PCI	Designates the address is for a memory read (first byte of instruction).
0	1	PCR	Designates the address is for a memory read data (additional bytes of instruction or data).
- 1	0	PCC	Designates the data as a command I/O operation.
1	1	PCW	Designates the address is for a memory write data.



 $\sum_{i=1}^{n} \frac{1}{2} \sum_{i=1}^{n} \frac{1}{2} \sum_{i$ 

Figure 3. 8008 Block Diagram

ი

#### **III. BASIC FUNCTIONAL BLOCKS**

The four basic functional blocks of this Intel processor are the instruction register, memory, arithmeticlogic unit, and I/O buffers. They communicate with each other over the internal 8-bit data bus.

#### A. Instruction Register and Control

The instruction register is the heart of all processor control. Instructions are fetched from memory, stored in the instruction register, and decoded for control of both the memories and the ALU. Since instruction executions do not all require the same number of states, the instruction decoder also controls the state transitions.

#### B. Memory

Two separate dynamic memories are used in the 8008, the pushdown address stack and a scratch pad. These internal memories are automatically refreshed by each WAIT, T3, and STOPPED state. In the worst case the memories are completely refreshed every eighty clock periods.

1. Address Stack

The address stack contains eight 14-bit registers providing storage for eight lower and six higher order address bits in each register. One register is used as the program counter (storing the effective address) and the other seven permit address storage for nesting of subroutines up to seven levels. The stack automatically stores the content of the program counter upon the execution of a CALL instruction and automatically restores the program counter upon the execution of a RETURN. The CALLs may be nested and the registers of the stack are used as last in/first out pushdown stack. A three-bit address pointer is used to designate the present location of the program counter. When the capacity of the stack is exceeded the address pointer recycles and the content of the lowest level register is destroyed. The program counter is incremented immediately after the lower order address bits are sent out. The higher order address bits are sent out at T2 and then incremented if a carry resulted from T1. The 14-bit program counter provides direct addressing of 16K bytes of memory. Through the use of an I/O instruction for bank switching, memory may be indefinitely expanded.

#### 2. Scratch Pad Memory or Index Registers

The scratch pad contains the accumulator (A register) and six additional 8-bit registers (B, C, D, E, H, L). All arithmetic operations use the accumulator as one of the operands. All registers are independent and may be used for temporary storage. In the case of instructions which require operations with a register in external memory, scratch pad registers H & L provide indirect addressing capability; register L contains the eight lower order bits of address and register H contains the six higher order bits of address (in this case bit 6 and bit 7 are "don't cares").

#### C. Arithmetic/Logic Unit (ALU)

All arithmetic and logical operations (ADD, ADD with carry, SUBTRACT, SUBTRACT with borrow, AND, EXCLUSIVE OR, OR, COMPARE, INCREMENT, DECREMENT) are carried out in the 8-bit parallel arithmetic unit which includes carry-look-ahead logic. Two temporary resisters, register "a" and register "b", are used to store the accumulator and operand for ALU operations. In addition, they are used for temporary address and data storage during intra-processor transfers. Four control bits, carry flip-flop (c), zero flip-flop (z), sign flip-flop (s), and parity flip-flop (p), are set as the result of each arithmetic and logical operation. These bits provide conditional branching capability through CALL, JUMP, or RETURN on condition instructions. In addition, the carry bit provides the ability to do multiple precision binary arithmetic.

#### D. I/O Buffer

This buffer is the only link between the processor and the rest of the system. Each of the eight buffers is bi-directional and is under control of the instruction register and state timing. Each of the buffers is low power TTL compatible on the output and TTL compatible on the input.

7

#### IV. BASIC INSTRUCTION SET

The following section presents the basic instruction set of the 8008.

#### A. Data and Instruction Formats

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

D7 D6	D <sub>5</sub>	D4	D3	D2	D <sub>1</sub>	D <sub>0</sub>
	D	ATA	w	ORD	)	

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

	TYPICAL INSTRUCTIONS
OP CODE	Register to register, memory reference, I/O arithmetic or logical, rotate or
	return instructions
OP CODE	
OPERAND	Immediate mode instructions
OP CODE	
LOW ADDRESS	JUMP or CALL instructions
HIGH ADDRESS*	*For the third byte of this instruction, $D_6$ and $D_7$ are "don't care" bits.
	OP CODE OPERAND OP CODE LOW ADDRESS

For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### B. Summary of Processor Instructions

#### **Index Register Instructions**

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flipflops except the carry.

	MINIMUM STATES REQUIRED		IN	ISTR	UC	TION	CO	DE			
MNEMONIC		D	7 <sup>D</sup> 6	D	D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>			2 D	<sup>1</sup> D(	DESCRIPTION OF OPERATION	
(1) Lr 1r2	(5)	1	1	D	D	D	S	S	S	Load index register r <sub>1</sub> with the content of index register r <sub>2</sub> .	
(2)LrM	(8)	1	1	D	D	D	1	1	1	Load index register r with the content of memory register M.	
LMr	(7)	1	1	٦	1	1	S	S	S	Load memory register M with the content of index register r.	
(3) <sub>Lrl</sub>	(8)	0	0	D	D	D	1	1	0	Load index register r with data B B.	
		В	В	В	В	В	В	В	В		
LMI	(9)	0	0	1	1	1	1	1	0	Load memory register M with data B B.	
		В	В	В	В	В	B	8	В		
INr	(5)	0	0	D	D	D	0	0	0	Increment the content of index register r (r $\neq$ A).	
DCr	(5)	0	0	D	D	D	0	0	1	Decrement the content of index register r (r $\neq$ A).	

#### Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADr	(5)	1	0	0	0	0	S	S		S	Add the content of index register r, memory register M, or data
ADM	(8)	1	0	0	0	0	1	1		1	BB to the accumulator. An overflow (carry) sets the carry
ADI	(8)	0	0	0	0	0	1	0	)	0	flip-flop.
		В	В	В	B	в	В	B	}	B	
ACr	(5)	1	0	0	0	1	S	S		S	Add the content of index register r, memory register M, or data
ACM	(8)	1	0	0	0	1	1	1		1	BB to the accumulator with carry. An overflow (carry)
ACI	(8)	0	0	0	0	1	1	0	1	0	sets the carry flip-flop.
		В	в	В	в	в	В	B	1	в	
SUr	(5)	1	0	0	1	0	S	S		S	Subtract the content of index register r, memory register M, or
SUM	(8)	1	0	Ó	1	0	1	1		1	data B B from the accumulator. An underflow (borrow)
SUI	(8)	0	0	0	1	0	1	0		0	sets the carry flip-flop.
		В	в	В	в	в	В	В		B	
SBr	(5)	1	0	0	1	1	S	S		S	Subtract the content of index register r, memory register M, or data
SBM	(8)	1	0	0	1	1	1	1		1	data B B from the accumulator with borrow. An underflow
SBI	(8)	0	0 -	0	1	1	1	0	1	0	(borrow) sets the carry flip-flop.
		в	в	в	в	в	B	в	;	в	

	MINIMUM	IN	STRUCTION	CODE	
MNEMONIC	STATES	D <sub>7</sub> D <sub>6</sub>	$D_5 D_4 D_3$	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	DESCRIPTION OF OPERATION
	REQUIRED				
NDr	(5)	1 0	100	SSS	Compute the logical AND of the content of index register r,
NDM	(8)	10	100	1 1 1	memory register M, or data B B with the accumulator.
NDI	(8)	00	100	100	
		BB	BBB	BBB	
XRr	(5)	10	101_	SSS	Compute the EXCLUSIVE OR of the content of index register
XRM	(8)	10	101	1 1 1	r, memory register M, or data B B with the accumulator.
XRI	(8)	00	101	100	
		BB	BBB	BBB	
ORr	(5)	10	1 1 0	SSS	Compute the INCLUSIVE OR of the content of index register
ORM	(8)	10	1 1 0	1 1 1	r, memory register m, or data B B with the accumulator .
ORI	(8)	0 0	1 1 0	100	
		ВВ	BBB	BBB	
CPr	(5)	10	1 1 1	SSS	Compare the content of index register r, memory register M,
СРМ	(8)	10	1 1 1	1 1 1	or data B B with the accumulator. The content of the
CPI	(8)	00	1 1 1	100	accumulator is unchanged.
		BB	BBB	BBB	
RLC	(5)	00	000	0 1 0	Rotate the content of the accumulator left,
RRC	(5)	00	001	010	Rotate the content of the accumulator right.
RAL	(5)	0.0	0 1 0	0 1 0	Rotate the content of the accumulator left through the carry.
RAR	(5)	0 0	0 1 1	0 1 0	Rotate the content of the accumulator right through the carry.

**Program Counter and Stack Control Instructions** 

(4) JMP	1 (44)			1 0 0	
(T) JMP	(11)	0 1	XXX	100	Unconditionally jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ .
		B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	
		хх	B3B3B3	B3 B3 B3	· · · · · · · · · · · · · · · · · · ·
(5) <sub>JFc</sub>	(9 or 11)	0 1	0 C4 C3	000	Jump to memory address B3B3B2B2 if the condition
		B2 B2	B2 B2 B2	B2 B2 B2	
		XX	B3 B3 B3	B3 B3 B3	
JTc	(9 or 11)	0 1	1 C4C3	0 0 0	Jump to memory address B3B3B2B2 if the condition
		B2 B2	B2 B2 B2	B2 B2 B2	
		xx	B3 B3 B3	B3 B3 B3	
CAL	(11)	0 1	XXX	1 1 0	Unconditionally call the subroutine at memory address B3
		B2 B2	B2 B2 B2	B2 B2 B2	
		XX	B3 B3 B3	B3 B3 B3	
CFc	(9 or 11)	0 1	0 C <sub>4</sub> C <sub>3</sub>	0 1 0	Call the subroutine at memory address B3B3B2B2 if the
		B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	condition flip-flop c is false, and save the current address (up one
		X X	B3 B3 B3	B3 B3 B3	
СТс	(9 or 11)	0 1	1 C <sub>4</sub> C <sub>3</sub>	0 1 0	Call the subroutine at memory address B3B3B2B2 if the
		B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	
		XX	B3 B3 B3	B3 B3 B3	
RET	(5)	00	<u> </u>	1 1 1	Unconditionally return (down one level in the stack).
RFc	(3 or 5)	0 0	0 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is
	10 0. 07		• •4 •3	••••	false. Otherwise, execute the next instruction in sequence.
RTc	(3 or 5)	0 0	1 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is
					true. Otherwise, execute the next instruction in sequence.
RST	(5)	0 0	AAA	101	Call the subroutine at memory address AAA000 (up one level in the stack
nput/Output	Instructions				
INP	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the

INP	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the
					accumulator.
OUT	(6)	0 1	RRM	M M 1	Write the content of the accumulator into the selected output
					port (RRMMM, RR ≠ 00).

#### **Machine Instruction**

HLT	(4)	0 0	0 0	) ()	0	0	Х	Enter the STOPPED state and remain there until interrupted.
HLT	(4)	1 1	1 1	1	1	1	1	Enter the STOPPED state and remain there until interrupted.
NOTEO								

NOTES: (1)

SSS = Source Index Register These registers, rj, are designated A(accumulator-000), DDD = Destination Index Register B(001), C(010), D(011), E(100), H(101), L(110). SSS = Source Index Register

Memory registers are addressed by the contents of registers H & L. (2)

Additional bytes of instruction are designated by BBBBBBBB. (3)

(4) X = "Don't Care".

Flag flip-flops are defined by C4C3: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), (5) parity (11-parity is even).

#### C. Complete Functional Definition

The following pages present a detailed description of the complete 8008 Instruction Set.

Symbols	Meaning
< B2>	Second byte of the instruction
< B3>	Third byte of the instruction
r	One of the scratch pad register references: A, B, C, D, E, H, L
C	One of the following flag flip-flop references: C, Z, S, P
C <sub>4</sub> C <sub>3</sub>	Flag flip-flop codesCondition for True00carryOverflow, underflow01zeroResult is zero10signMSB of result is "1"11parityParity of result is even
M	Memory location indicated by the contents of registers H and L
()	Contents of location or register
Λ	Logical product
₩	Exclusive "or"
v	Inclusive "or"
A <sub>m</sub>	Bit m of the A-register
STACK	Instruction counter (P) pushdown register
Р	Program Counter
-	Is transferred to
XXX	A ''don't care''
SSS	Source register for data
DDD	Destination register for data
	Register # Register Name (SSS or DDD)
	000 A 001 B 010 C 011 D 100 E 101 H
	110 L

#### LOAD DATA TO INDEX REGISTERS - One Byte

Data may be loaded into or moved between any of the index registers, or memory registers.

Lr <sub>1</sub> r <sub>2</sub> (one cycle – PCI)	11	DDD	SSS	$(r_1) \leftarrow (r_2)$ Load register $r_1$ with the content of $r_2$ . The content of $r_2$ remains unchanged. If SSS=DDD, the instruction is a NOP (no operation).
LrM (two cycles — PCI/PCR)	11	DDD	111	(r) $\leftarrow$ (M) Load register r with the content of the memory location addressed by the contents of registers H and L. (DDD $\neq$ 111 – HALT instr.)
LMr (two cycles — PCI/PCW)	11	111	SSS	(M)—(r) Load the memory location addressed by the contents of registers H and L with the content of register r. (SSS $\neq$ 111 – HALT instr.)

#### LOAD DATA IMMEDIATE – Two Bytes

A byte of data immediately following the instruction may be loaded into the processor or into the memory

Lrl (two cycles — PCI/PCR)	00 DDD 110 <b<sub>2&gt;</b<sub>
LMI (three cycles — PCI/PCR/PCW)	00 111 110 <b<sub>2&gt;</b<sub>

INCREMENT INDEX REGISTER – One Byte INr 00 DDD 000 (one cycle – PCI)

DECREMENT INDEX REGISTER – One Byte DCr 00 DDD 001 (one cycle – PCI) (r)  $\leftarrow$  <B<sub>2</sub>> Load byte two of the instruction into register r.

(M)  $\leftarrow$  <B<sub>2</sub>> Load byte two of the instruction into the memory location addressed by the contents of registers H and L.

 $(r) \leftarrow (r)+1$ . The content of register r is incremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD $\neq$ 000 (HALT instr.) and DDD $\neq$ 111 (content of memory may not be incremented).

 $(r) \leftarrow (r) - 1$ . The content of register r is decremented by one. All of the condition flip-flops except carry are affected by the result. Note that DDD $\neq 000$  (HALT instr.) and DDD $\neq 111$  (content of memory may not be decremented).

#### ACCUMULATOR GROUP INSTRUCTIONS

Operations are performed and the status flip-flops, C, Z, S, P, are set based on the result of the operation. Logical operations (NDr, XRr, ORr) set the carry flip-flop to zero. Rotate operations affect only the carry flip-flop. Two's complement subtraction is used.

ALU INDEX REGISTER INSTRUCTIONS – One Byte

(one cycle – PCI)

Index Register operations are carried out between the accumulator and the content of one of the index registers (SSS=000 thru SSS=110). The previous content of register SSS is unchanged by the operation.

ADr	10 000	SSS	(A) $\leftarrow$ (A)+(r) Add the content of register r to the content of register A and place the result into register A.
ACr	10 001	SSS	$(A) \leftarrow (A) + (r) + (carry)$ Add the content of register r and the contents of the carry flip-flop to the content of the A register and place the result into Register A.
SUr	10 010	SSS	$(A) \leftarrow (A) - (r)$ Subtract the content of register r from the content of register A and place the result into register A. Two's complement subtraction is used.

11

#### ACCUMULATOR GROUP INSTRUCTIONS - Cont'd.

SBr	10 011 SSS	$(A) \leftarrow (A) - (r) - (borrow)$ Subtract the content of register r and the content of the carry flip-flop from the content of register A and place the result into register A.
NDr	10 100 SSS	$(A)$ (A) $\Lambda$ (r) Place the logical product of the register A and register r into register A.
XRr	10 101 SSS	$(A) \leftarrow (A) \forall (r)$ Place the "exclusive - or" of the content of register A and register r into register A.
ORr	10 110 SSS	(A) (A)V(r) Place the "inclusive - or" of the content of register A and register r into register A.
CPr	10 111 SSS	(A)–(r) Compare the content of register A with the content of register r. The content of register A remains unchanged. The flag flip flops are set by the

the content of register r. The content of register A remains unchanged. The flag flip-flops are set by the result of the subtraction. Equality (A=r) is indicated by the zero flip-flop set to "1". Less than (A<r) is indicated by the carry flip-flop, set to "1".

#### ALU OPERATIONS WITH MEMORY - One Byte

(two cycles - PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data addressed by the contents of registers H and L.

ADM	10 000 111	(A)(A)+(M) ADD
ACM	10 001 111	(A)(A)+(M)+(carry) ADD with carry
SUM	10 010 111	(A) <del>←</del> (A)–(M) SUBTRACT
SBM	10 011 111	(A)
NDM	10 100 111	(A) <del>←</del> (A)∧(M) Logical AND
XRM	10 101 111	(A) <del>←</del> (A) <del>∀</del> (M) Exclusive OR
ORM	10 110 111	(A)←(A)V(M) Inclusive OR
СРМ	10 111 111	(A)—(M) COMPARE

#### ALU IMMEDIATE INSTRUCTIONS - Two Bytes

(two cycles –PCI/PCR)

Arithmetic and logical operations are carried out between the accumulator and the byte of data immediately following the instruction.

ADI	00 000 <b<sub>2&gt;</b<sub>	100	(A) <del>~ (</del> A)+ <b₂> ADD</b₂>
ACI	00 001 <b<sub>2&gt;</b<sub>	100	(A) <del></del> (A)+ <b<sub>2&gt;+(carry) ADD with carry</b<sub>
SUI	00 010 <b<sub>2&gt;</b<sub>	100	(A) <del>←</del> (A)– <b₂> SUBTRACT</b₂>
SBI	00 011 <b<sub>2&gt;</b<sub>	100	(A) <del>←</del> (A)– <b2> –(borrow) SUBTRACT with borrow</b2>
NDI	00 100 <b<sub>2&gt;</b<sub>	100	(A) <del>←</del> (A)∧ <b₂> Logical AND</b₂>
XRI	00 101 <b<sub>2&gt;</b<sub>	100	(A) <del>~ (</del> A) <del>V</del> <b₂> Exclusive OR</b₂>
ORI	00 110 <b<sub>2&gt;</b<sub>	100	(A) <del>- (</del> A)V <b₂> Inclusive OR</b₂>
CPI	00 111 <b<sub>2&gt;</b<sub>	100	(A) <b<sub>2&gt; COMPARE</b<sub>

#### **ROTATE INSTRUCTIONS** — One Byte

(one cycle – PCI)

The accumulator content (register A) may be rotated either right or left, around the carry bit or through the carry bit. Only the carry flip-flop is affected by these instructions; the other flags are unchanged.

RLC	00	000	010	$A_{m+1} - A_m$ , $A_0 - A_7$ , (carry) - $A_7$ Rotate the content of register A left one bit. Rotate $A_7$ into $A_0$ and into the carry flip-flop.
RRC	00	001	010	$A_m - A_{m+1}$ , $A_7 - A_0$ , (carry) - $A_0$ Rotate the content of register A right one bit. Rotate $A_0$ into $A_7$ and into the carry flip-flop.
RAL	00	010	010	$A_{m+1} - A_m$ , $A_0 - (carry)$ , $(carry) - A_7$ Rotate the content of Register A left one bit. Rotate the content of the carry flip-flop into $A_0$ . Rotate $A_7$ into the carry flip-flop.
RAR	00	011	010	$A_m - A_{m+1}, A_7 - (carry), (carry) - A_0$ Rotate the content of register A right one bit. Rotate the content of the carry flip-flop into $A_7$ . Rotate $A_0$ into the carry flip-flop.

#### PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

JUMP INSTRUCTIONS - Three Bytes

(three cycles – PCI/PCR/PCR)

Normal flow of the microprogram may be altered by jumping to an address specified by bytes two and three of an instruction.

JMP (Jump Unconditionally)	01	XXX <b<sub>2&gt; <b<sub>3&gt;</b<sub></b<sub>	100	
<b>JFc</b> (Jump if Condition False)	01	0C <sub>4</sub> C <sub>3</sub> <b<sub>2&gt; <b<sub>3&gt;</b<sub></b<sub>	000	
<b>JTc</b> (Jump if Condition True)	01	1C <sub>4</sub> C <sub>3</sub> <b<sub>2&gt; <b<sub>3&gt;</b<sub></b<sub>	000	

 $(P) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$  Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.

If (c) = 0, (P)- $\langle B_3 \rangle \langle B_2 \rangle$ . Otherwise, (P) = (P)+3. If the content of flip-flop c is zero, then jump to the instruction located in memory location  $\langle B_3 \rangle \langle B_2 \rangle$ ; otherwise, execute the next instruction in sequence.

If (c) = 1, (P)  $\leftarrow \langle B_3 \rangle \langle B_2 \rangle$ . Otherwise, (P) = (P)+3. If the content of flip-flop c is one, then jump to the instruction located in memory location  $\langle B_3 \rangle \langle B_2 \rangle$ ; otherwise, execute the next instruction in sequence.

CALL INSTRUCTIONS – Three Bytes (three cycles – PCI/PCB/PCB)

(thice cycle.	3 - 100		0117						
Subroutines	may be	called	and	nested	up	to	seven	levels.	

CAL (Call subroutine Unconditionally)	01		110
<b>CFc</b> (Call subroutine if Condition False)	01	0C <sub>4</sub> C <sub>3</sub> < B <sub>2</sub> > < B <sub>3</sub> >	010
<b>CTc</b> (Call subroutine if Condition True)	01	1C <sub>4</sub> C <sub>3</sub> <b<sub>2&gt; <b<sub>3&gt;</b<sub></b<sub>	010

 $(Stack) \leftarrow (P), (P) \leftarrow \langle B_3 \rangle \langle B_2 \rangle$ . Shift the content of P to the pushdown stack. Jump unconditionally to the instruction located in memory location addressed by byte two and byte three.

If (c) = 1, (Stack)  $\leftarrow$  (P), (P)  $\leftarrow$  <B<sub>3</sub>> <B<sub>2</sub>>. Otherwise, (P) = (P)+3. If the content of flip-flop c is one, then shift contents of P to the pushdown stack and jump to the instruction located in memory location<B<sub>3</sub>> <B<sub>2</sub>>; otherwise, execute the next instruction in sequence.

In the above JUMP and CALL instructions  $\langle B_2 \rangle$  contains the least significant half of the address and  $\langle B_3 \rangle$  contains the most significant half of the address. Note that  $D_6$  and  $D_7$  of  $\langle B_3 \rangle$  are "don't care" bits since the CPU uses fourteen bits of address.

				•
RETURN INSTRUCTIO (one cycle – PCI)		-		
A return instruction	may be	used to	exit from	a subroutine; the stack is popped-up one level at a time.
RET		XXX		(P)-(Stack). Return to the instruction in the memory location addressed by the last value shifted into the pushdown stack. The stack pops up one level.
<b>RFc</b> (Return Condition False)	00 0	C <sub>4</sub> C <sub>3</sub> (	011	If (c) = 0, (P)-(Stack); otherwise, (P) = (P)+1. If the content of flip-flop c is zero, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence.
<b>RTc</b> (Return Condition True)	00 1	C <sub>4</sub> C <sub>3</sub> (	D11	If (c) = 1, (P) $\leftarrow$ (Stack); otherwise, (P) = (P)+1. If the content of flip-flop c is one, then return to the instruction in the memory location addressed by the last value inserted in the pushdown stack. The stack pops up one level. Otherwise, execute the next instruction in sequence.
RESTART INSTRUCT	ON - 0	One B∨	te	
(one cycle – PCI)	••••	,		
	n acts a	is a one	byte call or	n eight specified locations of page 0, the first 256 instruction
RST	00 4	AAA <sup>·</sup>	101	$(\text{Stack}) \leftarrow (P), (P) \leftarrow (000000 \ 00 \text{AA} 000)$ Shift the contents of P to the pushdown stack. The content, AAA, of the instruction register is shifted into bits 3 through 5 of the P-counter. All other bits of the P-counter are set to zero. As a one- word "call", eight eight-byte subroutines may be accessed in the lower 64 words of memory.
				-
		INPU		INSTRUCTIONS
One Byte (two cycles – PCI/P( Eight input devices n		roforon	ad by the	input instruction
<b>-</b> .	-			
INP	01	OOM	MM1	(A)-(input data lines). The content of register A is made available to external equipment at state T1 of the PCC cycle. The content of the instruction register is made available to external equipment at state T2 of the PCC cycle. New data for the accumulator is loaded at T3 of the PCC cycle. MMM denotes input device number. The content of the condition flip-flops, S,Z,P,C, is output on $D_0$ , $D_1$ , $D_2$ , $D_3$ respectively at T4 on the PCC cycle.
Twenty-four output dev	ices ma	iy be re	ferenced by	the output instruction.
OUT	01	RRM		(Output data lines) $\leftarrow$ (A). The content of register A is made available to external equipment at state T1 and the content of the instruction register is made available to external equipment at state T2 of the PCC cycle. RRMMM denotes output device number (RR $\neq$ 00).
	-	_	MACHINE	INSTRUCTION
HALT INSTRUCTION (one cycle – PCI)	– One	Byte		
HLT	00	000 or	00X	On receipt of the Halt Instruction, the activity of the processor is immediately suspended in the STOPPED
	11	111	111	state. The content of all registers and memory is un- changed. The P-counter has been updated and the internal dynamic memories continue to be refreshed.

.

#### D. Internal Processor Operation

#### Internally the processor operates through five different states:



#### Typical Function

Send out lower eight bits of address and increment program counter.

Send out lower eight bits of address and suppress incrementing of program counter and acknowledge interrupt.

Send out six higher order bits of address and two control bits,  $D_6$  and  $D_7$ . Increment program counter if there has been a carry from T1.

Wait for READY signal to come true. Refresh internal dynamic memories while waiting.

Fetch and decode instruction; fetch data from memory; output data to memory. Refresh internal memories.

Remain stopped until INTERRUPT occurs. Refresh internal memories.

Execute instruction and appropriately transfer data within processor. Content of data bus transfer is available at I/O bus for convenience in testing. Some cycles do not require these states. In those cases, the states are skipped and the processor goes directly to T1.

The 8008 is driven by two non-overlapping clocks. Two clock periods are required for each state of the processor.  $\phi_1$  is generally used to precharge all data lines and memories and  $\phi_2$  controls all data transfers within the processor. A SYNC signal (divide by two of  $\phi_2$ ) is sent out by the 8008. This signal distinguishes between the two clock periods of each state.



**Processor Clocks** 

The figure below shows state transitions relative to the internal operation of the processor. As noted in the previous table, the processor skips unnecessary execution steps during any cycle. The state counter within the 8008 operates is a five bit feedback shift register with the feedback path controlled by the instruction being executed. When the processor is either waiting or stopped, it is internally cycling through the T3 state. This state is the only time in the cycle when the internal dynamic memories can be refreshed.



#### Transition State Diagram (Internal)

The following pages show the processor activity during each state of the execution of each instruction.

#### **INTERNAL PROCESSOR OPERATION**

#### **INDEX REGISTER INSTRUCTIONS**

	RUCTION CO	DDING		#OF STATES	OF STATES MEMORY CYCLE ONE (1)				
D <sub>7</sub> D <sub>6</sub>	D5 D4 D3	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	OPERATION	TO EXECUTE	T1 (2)	T2	T3	T4 (3)	T5
1 1	D D D	s s s	Lr <sub>1</sub> r <sub>2</sub>	5	PCLOUT	PCHOUT	FETCH INSTR.(5)		REG, b TO DDD
1 1		1 1 1	LrM	8	(4) PCI OUT	PCHOUT	TO IR & REG. b FETCH INSTR.	(6)	
					1		TO IR & REG. b	(7)	
1 1	1 1 1	SSS	LMr	7	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b	SSS TO REG. b	
0 0	DDD	1 1 0	Lrl	8	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
0 0	1 1 1	1 1 0	LMI	9	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b	•	
0 0	DDD	0 0 0	INr	5	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b	x	ADD OP - FLAGS AFFECTED
0 0	DDD	0 0 1	DCr	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	x	SUB OP - FLAGS AFFECTED
ACCUN		GROUP INS	TRUCTIONS	I	L	L	10 manual		AFFECTED
1 0	PPP	SSS	ALU OP r	5	PCLOUT	PCHOUT	FETCH INSTR, TO IR & REG, b	SSS TO REG; b	ALU OP - FLAGS AFFECTED
10	PPP	1 1 1	ALU OP M	8	PCLOUT	PCHOUT	FETCH INSTR.		
0 0	PPP	100	ALU OP I	8	PCI OUT	PCHOUT	TO IR & REG. b FETCH INSTR.		
	0 0 0		- DLO		-		TO IR & REG, b		
0 0	000	0 1 0	RLC	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	X	ROTATE REG. A CARRY AFFECTED
0 0	001	0 1 0	RRC	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	x	ROTATE REG. A CARRY AFFECTED
ΟO	0 1 0	0 1 0	RAL	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	x	ROTATE REG. A CARRY AFFECTED
0 0	0 1 1	0 1 0	RAR	5	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b	x	ROTATE REG. A CARRY AFFECTED
PROGR	AM COUNT	TER AND S	TACK CONTR	OL INSTRUCTI	ONS	·			
0 1	xxx	100	JMP	11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
0 1	υсс	000	JFc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR. TO 1R & REG, b		
0 1	1 C C	000	JTc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
0 1	XXX	1 1 0	CAL	11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
0 1	0 C C	0 1 0	CFc	9 or 11	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG, b		
0 1	1 C C	0 1 0	СТс	9 or 11	PCLOUT	PCHOUT	FETCH INSTR.	••••••••••••••••••••••••••••••••••••••	
0 0	x x x	1 1 1	RET	5	PCLOUT	PCHOUT	TO IR & REG. b FETCH INSTR.	POP STACK	x
0 0	0 C C	0 1 1	RFc	3 or 5	PCLOUT	PCHOUT	TO IR & REG. b FETCH INSTR.	POP STACK (13)	X
0 0	1 C C	0 1 1	RTc	3 or 5	PCLOUT	PCHOUT	TO IR & REG. b FETCH INSTR.	POP STACK (13)	x
					_		TO IR & REG. b		
00	<b>A A A</b>	101	RST	5	PCLOUT	PC <sub>H</sub> OUT	FETCH INSTR. TO REG. b AND PUSH STACK (0-REG. a)	REG. a TO PC <sub>H</sub>	REG. 5 TO PCL (14)
	TRUCTION	us.	L			l	10-1123.07		L
0 1	0 0 M	M M 1	INP	8	PCLOUT	PCHOUT	FETCH INSTR.		
0 1	RRM	M M 1	OUT	6	PC; OUT	PCHOUT	TO IR & REG. b FETCH INSTR.		
					L		TO IR & REG. b	·	
	NE INSTRU							-	
0 0	000	0 0 X	HLT	4	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b & HALT (18)		
1 1	1 1 1	1 1 1	ніт	4	PCLOUT	PCHOUT	FETCH INSTR. TO IR & REG. b		
L			L		L		& HALT (18)		

NOTES:

1. The first memory cycle is always a PCI (instruction) cycle.

Internally, states are defined as T1 through T5. In some cases more than one memory cycle is required to execute an instruction.
 Content of the internal data bus at T4 and T5 is available at the data bus. This is designed for testing purposes only.

 Lower order address bits in the program counter are denoted by PC<sub>L</sub> and higher order bits are designated by PC<sub>H</sub>. 5. During an instruction fetch the instruction comes from memory

to the instruction register and is decoded,

6. Temporary registers are used internally for arithmetic operations and data transfers (Register a and Register b.)
7. These states are skipped.
8. PCR cycle (Memory Read Cycle).
9: "X" denotes an idle state.

10. PCW cycle (Memory Write Cycle).

11. When the JUMP is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle.

	MEMORY	CYCLE TWO			MEMORY CYCLE THREE						
T1	T2	Т3	T4 (3)	Т5	T1	Т2	Т3	T4 (3)	Т5		
REG. L OUT (8)	REG. H OUT	DATA TO REG. b		REG. b TO DDD							
REG, L OUT (10)	REG. H OUT	REG. b TO OUT									
PCLOUT (8)	PCHOUT	DATA TO REG. b		REG. b TO DDD					and the second sec		
PCLOUT (8)	PCHOUT	DATA TO REG. b			REG, L OUT(10)	REG. H OUT	REG. b TO OUT				
	and the second sec		12.5								

REG. L OUT (8)	REG. H OUT	DATA TO `REG. b	×	ALU OP - FLAGS AFFECTED			
PCLOUT (8)	PCHOUT	DATA TO REG. b	X	ARITH OP - FLAGS AFFECTED			
						and the second se	

PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b		>	PCLOUT (8)	PCHOUT	HIGHER ADD. REG. a	REG. a TO PC <sub>H</sub>	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b			PCLOUT (8)	PCHOUT	HIGHER ADD. REG.a (11)	REG. a TO PC <sub>H</sub>	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b			PCLOUT(8)	PCHOUT	HIGHER ADD. REG.a (11)	REG. a TO PC <sub>H</sub>	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b	-	>	PCLOUT(8)	PĊ <sub>H</sub> OUT	HIGHER ADD. REG.a	REG. a TO PC <sub>H</sub>	REG. b TO PCL
PCLOUT (8)	PCHOUT	LOWER ADD. TO REG. b		>	PCLOUT(8)	PCHOUT	HIGHER ADD. REG.a (12)	REG.a TO PC <sub>H</sub>	REG. b TO PCL
PCLOUT (8)	PC <sub>H</sub> OUT	LOWER ADD. TO REG. b	·	>	PCLOUT(8)	PCHOUT	HIGHER ADD. REG.a (12)	REG.a TO PC <sub>H</sub>	REG. b TO PCL
A DESCRIPTION OF A DESC						Service and services			

REG. A	REG.b	DATA TO	COND ff					
TO OUT (15	TOOUT	REG. b	OUT (16)	TO REG. A	Sector Andrease			
REG. A (15 TO OUT	REG. b	X	12 Dere 34		A STATE OF STATE	The State of	100 A 100	
<u></u>	TOOUT	(17)						A DESCRIPTION OF A DESC

- 12. When the CALL is conditional and the condition fails, states T4 and T5 are skipped and the state counter advances to the next memory cycle. If the condition is true, the stack is pushed at T4, and the lower and higher order address bytes are loaded into the program counter.
  13. When the RETURN condition is true, pop up the stack; otherwise, advance to next memory cycle skipping T4 and T5.
  4. Die the stack point the term to the stack is the stack is the stack is advance to next memory cycle skipping T4 and T5.
- 14. Bits D3 through D5 are loaded into PCL and all other bits
- are set to zero; zeros are loaded into PCH.

15. PCC cycle (I/O Cycle).

- PCC cycle (I/O Cycle).
   The content of the condition flip-flops is available at the data bus: S at D<sub>0</sub>, Z at D<sub>1</sub>, P at D<sub>2</sub>, C at D<sub>3</sub>, (D<sub>4</sub> D<sub>7</sub> all ones)
   A READY command must be supplied for the OUT operation to be completed. An idle T3 state is used and then the state counter advances to the next memory cycle.
   When a HALT command occurs, the CPU internally remains in the T3 state until an INTERRUPT is recognized. Externally, the STOPPED state is indicated.

#### V. PROCESSOR CONTROL SIGNALS

#### A. Interrupt Signal (INT)

#### 1) INTERRUPT REQUEST

If the interrupt line is enabled (Logic "1"), the CPU recognizes an interrupt request at the next instruction fetch (PCI) cycle by outputting  $S_0 S_1 S_2 = 011$  at T11 time. The lower and higher order address bytes of the program counter are sent out, but the program counter is not advanced. A successive instruction fetch cycle can be used to insert an arbitrary instruction into the instruction register in the CPU. (If a multi-cycle or multi-byte instruction is inserted, an interrupt need only be inserted for the first cycle.)

When the processor is interrupted, the system INTERRUPT signal must be synchronized with the leading edge of the  $\phi_1$  or  $\phi_2$  clock. To assure proper operation of the system, the interrupt line to the CPU must not be allowed to change within 200ns of the falling edge of  $\phi_1$ . An example of a synchronizing circuit is shown on the schematic for the SIM8-01 (Section VII).



Figure 4. Recognition of Interrupt

If a HALT is inserted, the CPU enters a STOPPED state; if a NOP is inserted, the CPU continues; if a "JUMP to 0" is inserted, the processor executes program from location 0, etc. The RESTART instruction is particularly useful for handling interrupt routines since it is a one byte call.



Figure 5, 8008 Interrupt

#### 2) START-UP OF THE 8008

When power ( $V_{DD}$ ) and clocks ( $\phi_1$ ,  $\phi_2$ ) are first turned on, a flip-flop internal to the 8008 is set by sensing the rise of  $V_{DD}$ . This internal signal forces a HALT (0000000) into the instruction register and the 8008 is then in the STOPPED state. The following sixteen clock periods after entering the STOPPED state are required to clear (logic "0") memories (accumulator, scratch pad, program counter, and stack). During this time the interrupt line has been at logic "0". Any time after the memories are cleared, the 8008 is ready for normal operation.

To reset the flip-flop and also escape from the stopped state, the interrupt line must go to a logic "1"; It should be returned to logic "0" by decoding the state T1I at some time later than  $\phi_{11}$ . Note that whenever the 8008 is in a T1I state, the program counter is not incremented. As a result, the same address is sent out on two successive cycles.

Three possible sequences for starting the 8008 are shown on the following page. The RESTART instruction is effectively a one cycle call instruction, and it is convenient to use this instruction to call an initiation subroutine. Note that it is not necessary to start the 8008 with a RESTART instruction.

The selection of initiation technique to use depends on the sophistication of the system using the 8008. If the interrupt feature is used only for the start-up of the 8008 use the ROM directly, no additional external logic associated with instructions from source other than the ROM program need be considered. If the interrupt feature is used to jam instructions into the 8008, it would then be consistent to use it to jam the initial instruction.

The timing for the interrupt with the start-up timing is shown on an accompanying sheet. The jamming of an instruction and the suppression of the program counter update are handled the same for all interrupts.



#### B. Ready (RDY)

The 8008 is designed to operate with any type or speed of semiconductor memory. This flexibility is provided by the READY command line. A high-speed memory will always be ready with data (tie READY line to  $V_{CC}$ ) almost immediately after the second byte of the address has been sent out. As a result the 8008 will never be required to wait for the memory. On the other hand, with slow ROMs, RAMs or shift registers, the data will not be immediately available; the 8008 must wait until the READY command indicates that the valid memory data is available. As a result any type or any combination of memory types may be used. The READY command line synchronizes the 8008 to the memory cycle. When a program is being developed, the READY signal provides a means of stepping through the program, one cycle at a time.

#### **VI. ELECTRICAL SPECIFICATION**

The following pages provide the electrical characteristics for the 8008. All of the inputs are TTL compatible, but input pull-up resistors are recommended to insure proper  $V_{IH}$  levels. All outputs are low-power TTL compatible. The transfer of data to and from the data bus is controlled by the CPU. During both the WAIT and STOPPED states the data bus output buffers are disabled and the data bus is floating.



Figure 6. Data Bus I/O Buffer



#### Figure 7. I/O Circuitry

#### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect	
to V <sub>CC</sub>	+0.5 to -20V
Power Dissipation	1.0 W @ 25°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

#### D.C. AND OPERATING CHARACTERISTICS

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V \pm 5\%, V_{DD} = -9V \pm 5\% \text{ unless otherwise specified. Logic "1" is defined as the more positive level (V_{IH}, V_{OH}). Logic "0" is defined as the more negative level (V_{IL}, V_{OL}).$ 

SYMBOL	PARAMETER		LIMITS		LINUT	TEST
STMBOL	FARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
IDD	AVERAGE SUPPLY CURRENT- OUTPUTS LOADED*		30	60	mA	T <sub>A</sub> = 25°C
۱ <sub>u</sub>	INPUT LEAKAGE CURRENT			10	μA	V <sub>IN</sub> = 0V
V <sub>IL</sub>	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	V <sub>DD</sub>		V <sub>cc</sub> -4.2	v	
V <sub>IH</sub>	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V <sub>cc</sub> -1.5		V <sub>cc</sub> +0.3	v	
V <sub>oL</sub>	OUTPUT LOW VOLTAGE			0.4	v	I <sub>OL</sub> = 0.44mA C <sub>L</sub> = 200 pF
V <sub>OH</sub>	OUTPUT HIGH VOLTAGE	V <sub>cc</sub> -1.5			v	I <sub>OH</sub> = 0.2mA

\*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at  $V_{OL} = 0.4V$ ,  $I_{OL} = 0.44$  mA on each output.

#### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C;  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ . All measurements are referenced to 1.5V levels.

			08 11TS		08-1 11TS			
SYMBOL	PARAMETER	MIN,	MAX.	MIN.	MAX.	UNIT	TEST CONDITIONS	
tcy	CLOCK PERIOD	2	3	1.25	3	μs	t <sub>R</sub> ,t <sub>F</sub> = 50ns	
t <sub>R</sub> ,t <sub>F</sub>	CLOCK RISE AND FALL TIMES		50		50	. ns		
t <sub>ø1</sub>	PULSE WIDTH OF $\phi_1$	.70		.35		μs		
t <sub>ø2</sub>	PULSE WIDTH OF $\phi_2$	.55		.35		μs		
t <sub>D1</sub>	CLOCK DELAY FROM FALLING EDGE OF $\phi_1$ TO FALLING EDGE OF $\phi_2$	.90	1.1		1.1	μs		
t <sub>D2</sub>	CLOCK DELAY FROM $\phi_2$ TO $\phi_1$	.40		.35		μs		
t <sub>D3</sub>	CLOCK DELAY FROM $\phi_1$ TO $\phi_2$	.20		.20		μs		
t <sub>DD</sub>	DATA OUT DELAY		1.0		1.0	μs	C <sub>L</sub> = 100pF	
t <sub>OH</sub>	HOLD TIME FOR DATA BUS OUT	.10		.10	-	μs		
t <sub>IH</sub>	HOLD TIME FOR DATA IN	[1]		. [1]		μs		
t <sub>SD</sub>	SYNC OUT DELAY		.70		.70	μs	C <sub>L</sub> = 100pF	
t <sub>S1</sub>	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T11) <sup>[2]</sup>		1.1		1.1	μs	C <sub>L</sub> = 100pF	
t <sub>S2</sub>	STATE OUT DELAY (STATES T1 AND T1I)		1.0		1.0	μs	C <sub>L</sub> = 100pF	
t <sub>RW</sub>	PULSE WIDTH OF READY DURING $\phi_{22}$ TO ENTER T3 STATE	.35		.35		μs		
t <sub>RD</sub>	READY DELAY TO ENTER WAIT STATE	.20		.20		μs		

 $\begin{bmatrix} 1 \\ t \end{bmatrix}_{H} MIN \ge t_{SD}$ 

 $^{\left[ 2\right] }$  If the INTERRUPT is not used, all states have the same output delay,  $t_{\text{S1}}.$ 

#### **TIMING DIAGRAM**













**TYPICAL A.C. CHARACTERISTICS** 



### **CAPACITANCE** f = 1MHz; $T_A = 25^{\circ}$ C; Unmeasured Pins Grounded

0.4450	TFOT	LIMIT (pF)			
SYMBOL	TEST	TYP.	MAX.		
CIN	INPUT CAPACITANCE	5	10		
C <sub>DB</sub>	DATA BUS I/O CAPACITANCE	5	10		
C <sub>OUT</sub>	OUTPUT CAPACITANCE	5	10		

#### VII THE SIM8-01 — AN MCS-8<sup>T.M.</sup> MICRO COMPUTER

During the development phase of systems using the 8008, Intel's single chip 8-bit parallel central processor unit, both hardware and software must be designed. Since many systems will require similar memory and I/O interface to the 8008, Intel has developed a prototyping system, the SIM8-01. Through the use of this system and Intel's programmable and erasable ROMs (1702), MCS-8 systems can be completely developed and checked-out before committing to mask programmed ROMs (1301).

The SIM8-01 is a complete byte-oriented computing system including the processor (8008), 1K x 8 memory (1101), six I/O ports (two in and four out), and a two-phase clock generator. Sockets are provided for 2K x 8 of ROM or PROM memory for the system microprogram. The SIM8-01 may be used with either the 8008 or 8008-1. To operate at clock frequencies greater than 500kHz, former SIM8-01 boards must be modified as detailed in the schematic and the following system description. Note that all Intel-developed 8008 programs interface with TTY and require system operation at 500kHz. Currently, the SIM8-01 is supplied with the 8008-1 CPU and the system clock preset to 500kHz.

The following block diagram shows the basic configuration of the SIM8-01. All interface logic for the 8008 to operate with standard ROM and RAM memory is included on the board. The following pages present the SIM8-01 schematic and detailed system description.



Figure 8. MCS-8 Basic System

#### SIM8-01 SPECIFICATIONS

Card Dimensions:

- 11.5 inches high
- 9.5 inches deep

System Components Included on Board: • 8008-1

- Complete TTL interface to memory
- 1K x 8 RAM memory
- Sockets for 2K x 8 PROM memory
- TTY interface ckts.
- Two input and four output ports (8 bits each)
- Two phase clock generator

Maximum Memory Configuration:

- 1K x 8 RAM
- 2K x 8 PROM
- All control lines are provided for memory expansion

**Operating Speed** 

- 2 µs clock period
  - 20 µs typical instruction cycle

D.C. Power Requirement:

• Voltage:

 $V_{CC} = 5V \pm 5\%$ TTL GRD = 0V  $V_{DD} = -9V \pm 5\%$ 

 Current: Eight ROMs



#### Connector:

• Wire wrap type Amphenol 86 pin connector P/N 261-10043-2









#### SYSTEM DESCRIPTION

The 8008 processor communicates over an 8-bit data bus ( $D_0$  through  $D_7$ ) and uses two input lines (READY and INTERRUPT) and four output lines ( $S_0$ ,  $S_1$ ,  $S_2$ , and SYNC) for control. Time multiplexing of the data bus allows control information, 14-bit addresses, and data to be transmitted between the CPU, memory, and I/O. All inputs, outputs, and control lines for the SIM8-01 are positive-logic TTL compatible.

#### Two Phase Clock Generator

The basic system timing for the SIM8-01 is provided by two non-overlapping clock phases generated by 9602 single shot multivibrators  $(A_1, A_2)$ . The clocks are factory adjusted as shown in the timing diagram below. Note that this is the maximum specified operating frequency of the 8008. In addition, all Intel-developed TTY programs are synchronized to operate with the SIM8-01 at 500kHz. The clock widths and delays are set in accordance with the 8008-1 specification since an 8008-1 is provided on the board. An option is provided on the board for using external clocks. If the jumper wires in box A are removed, external clocks may be connected at pins J1-52 and J1-12. (Normally these pins are the output of the clock generators on the board.) The clock generator may be adjusted for operation up to 800kHz when using the 8008-1 at maximum speed.



Figure 11. SIM8-01 Timing Diagram

#### Memory Organization

The SIM8-01 has capacity for  $2K \times 8$  of ROM or PROM and  $1K \times 8$  of RAM. The memory can easily be expanded to  $16K \times 8$  using the address and chip select control lines provided. Further memory expansion may be accomplished by dedicating an output port to the control of memory bank switching.

In an MCS-8 system, it is possible to use any combination of memory elements. The SIM8-01 is shipped from the factory with the ROM memory designated from address  $0 \rightarrow 2047$ , RAM memory from  $2048 \rightarrow 3071$ , and memory expansion for all addresses 3072 and above. Jumper wires provided on the board (boxes C, D, E) allow complete flexibility of the memory organization. They may be rearranged to meet any requirement. the Intel 3205 data sheet provides a complete description of the one of eight decoder used in this system. the 3205 truth table is shown below.

A	DDRE	SS	E	NABL	E			(	DUTPU	TS			
A <sub>0</sub>	A <sub>1</sub>	A2	E <sub>1</sub>	E <sub>2</sub>	E3	0	1	2	3	4	5	6	7
L	L	L	L	L	н	L	н	н	н	H	н	н	Н
н	L	L	L	L	H	н	L	н	н	н	н	н	н
L	н	L	L	L	н	н	н	L	н	н	н	н	н
н	н	L	L	L	н	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
н	L	н	L	L	н	н	н	н	н	н	L	н	н
L	н	н	L	L	н	н	н	н	н	H ·	н	L	н
Н	н	н	L	L	н	Ĥ	н	н	н	н	н	н	L
X	х	X	L	L	L	н	н	н	н	н	н	н	н
X	х	X	н	L	L	н	н	н	н	н	н	н	н
X	х	X	L	н	L	н	н	н	н	н	н	н	H
X	х	х	н	н	L	н	н	н	н	н	н	, H	н
X	х	х	н	L	н	н	н	н	н	н	н	н	н
X	х	х	L	н	н	н	н	н	н	н	н	н	н
X	х	х	н	н	н	н	н	н	н	н	н	H	н

#### **Control Lines**

#### Interrupt

The interrupt control line is directly available as an input to the board. For manual control, a normally open push-button switch may be connected to terminals J1-50 and J1-53. The interrupt may be inserted

under system control on pin J1-1. An external flip-flop (A33) latches the interrupt and is reset by T11 when the CPU recognizes the interrupt. Instructions inserted under interrupt control may be set up automatically or by toggle switches at the interrupt input port as shown on the schematic. Use the interrupt line and interrupt input port to start up the 8008.

Note that the interrupt line has two different connections to the input to the board (box B). The path from J1-1 directly to pin 4 of package A3 is the normal interrupt path (**the board is shipped from the factory with this connection**). If the connection from pin 8 of package A15 to pin 4 of package A3 is made instead, the processor will recognize an interrupt only when it is in the STOPPED state. This is used to recognize the "start character" when entering data from TTY.

#### • Ready

The ready line on the 8008 provides the flexibility for operation with any type of semiconductor memory. On the SIM8-01 board, the ready line is buffered; and at the connector (J1-30), the READY line is active low. During program development, the READY line may be used to step the system through a program.

#### NORMAL OPERATION OF SYSTEM

The 8008 CPU exercises control over the entire system using its state lines ( $S_0$ ,  $S_1$ ,  $S_2$ ) and two control bits (CC0, CC1) which are sent onto the data bus with the address. The state lines are decoded by a 3205 (A44) and gated with appropriate clock and SYNC signals. The two control bits form part of the control for the multiplexers to the data bus (A55, A56), the memory read/write line (A33) and the I/O line (A17).

In normal operation, the lower order address is sent out of the CPU at state T1, stored in 3404 latches (A59, A72) and provided to all memories. The high order address is sent out at a state T2 and stored in 3404 latches (A72, A73). These lines are decoded as the chip selects to the memory. The two highest order bits (CC0, CC1) are decoded for control.

To guarantee that instructions and data are available to the CPU at the proper time, the T3 state is anticipated by setting a D-type flip-flop (A16) at the end of each T2 state. This line controls the multiplexing of data to the 8008. This flip-flop is reset at the end of each T3 state. In addition, switched pull-up resistors are used on the data-bus to minimize data bus loading and increase bus response. The use of switched resistors on the data bus is mandatory when using the 8008-1. SIM8-01 boards built prior to October, 1972 must be modified in order to operate with the 8008-1 at clock frequencies greater than 500kHz.

Normally, the 8008 executes instructions and has no interaction with the rest of the system during states T4 and T5. In the case of the INP instruction, the content of the flag flip-flops internal to the 8008 is sent out at state T4 and stored in a 3404 latch (A43).

Instructions and data are multiplexed onto the 8008 data bus through four multiplexers (A55, A56, A69, A70). In normal operation, line J1-29 should be at +5V in order for "true" data to reach the 8008 data bus.

#### System I/O

The SIM8-01 communicates with other systems or peripherals through two input ports and four output ports. All control and I/O selection decoding lines are provided for expansion to the full complement of eight input ports and twenty-four output ports. To expand the number of input ports, break the trace at the output of Device A68, pin 11, and generate input port decoding external to the SIM8-01. Control the input multiplexer through pin J1-69. The output ports latch data and remain unchanged until referenced again under software control. Note that all output ports complement data. When power is first applied to the board, the output ports should be cleared under software control to guarantee a known output state. To enable the I/O device decoder, pin J2-8 should be at ground.

#### **Teletype Interface**

The 8008 is designed to operate with all types of terminal devices. A typical example of peripheral interface is the teletype (ASR-33). The SIM8-01 contains the three simple transistor TTY interface circuits shown on the following page. One transistor is used for receiving serial data from the teletype, one for transmitting data back to the teletype, and the third for tape reader control.

The teletype must be operating in the full duplex mode. Refer to your teletype operating manual for making connections within the TTY itself. Many models include a nine terminal barrier strip in the rear of

the machine. It is at this point where the connections are made for full duplex operation. The interconnections to the SIM8-01 for transmit and receive are made at this same point.

A complete description of the interconnection of the SIM8-01 and the ASR-33 is presented in Appendix IV.



Figure 12. Teletype Terminal Strip



Figure 13. SIM8-01 Teletype Interface Circuitry

To use the teletype tape reader with the SIM8-01, the machine must contain a reader power pack. The contacts of a 10V dc relay must be connected in series with the TTY automatic reader (refer to TTY manual) and the coil is connected to the SIM8-01 tape reader control as shown.

For all Intel developed TTY programs for the SIM8-01, the following I/O port assignments have been made:

- 1. DATA IN -- INPUT PORT 0, BIT 0 (J2-83 connected to J1-11)
- 2. DATA OUT -- OUTPUT PORT 2, BIT 0 (J1-84 connected to J2-36)

3. READER CONTROL -- OUTPUT PORT 3, BIT 0 (J2-27 connected to J2-44)

### Note that the SIM8-01 clock generator must remain set at 500 kHz. All Intel developed TTY programs are synchronized to operate with the SIM8-01 at 500 kHz.

In order to sense the start character, data in is also sensed at the interrupt input (J2-83 connected to J1-1) and the interrupt jumper (box B) must be between pin 8 of A15 and pin 4 of A3. It requires approximately 110ms for the teletype to transmit or receive eight serial data bits plus three control bits. The first and last bits are idling bits, the second is the start bit, and the following eight bits are data. Each bit stays 9.09ms. While waiting for data to be transmitted, the 8008 is in the STOPPED state; when the start character is received, the processor is interrupted and forced to call the TTY processing routine. Under software control, the processor can determine the duration of each bit and strobe the character at the proper time.

A listing of a teletype control program is shown in Appendix V.

#### SIM8-01 MICRO COMPUTER BOARD PIN DESCRIPTION

	Connector	Symbol	Description	Pin NO. 57	Connector J1	Symbol	Description RAM DATA IN D <sub>c</sub>
2,4	J1	+5V	+5VDC POWER SUPPLY	55	Jl	. <sup>D</sup> 5	RAM DATA IN D <sub>5</sub> RAM DATA IN D <sub>6</sub>
84 & 86	J2	-9V	-9VDC POWER SUPPLY	1		D <sub>6</sub>	
1,3	J2	GND	GROUND	54	J1	D <sub>7</sub>	RAM DATA IN D7
60	J1	MDO	DATA FROM MEMORY Ø BIT Ø	48	J1	WAIT	STATE COUNTER
63	J1	MD	DATA FROM MEMORY 1 BIT 1	49	J1	T <sub>3</sub>	STATE COUNTER
.17	Jl	MD2	DATA FROM MEMORY 2 BIT 2	46	<b>J1</b>	T1	STATE COUNTER
77	J1	MD <sub>3</sub>	DATA FROM MEMORY 3 BIT 3	45	J1	STOP	STATE COUNTER
38	J2	MD	DATA FROM MEMORY 4 BIT 4	42	J1	T <sub>2</sub>	STATE COUNTER
41	J2	MD <sub>5</sub>	DATA FROM MEMORY 5 BIT 5	44	J1	T_5	STATE COUNTER
			· · · · · · · · · · · · · · · · · · ·	47	Jl	T <sub>1</sub> I	STATE COUNTER
45	J2	MD <sub>6</sub>	DATA FROM MEMORY 6 BIT 6	1	J1		STATE COUNTER
74	J2	MD <sub>7</sub>	DATA FROM MEMORY 7 BIT 7	43	•	T4	
11	J1	IAO	DATA INPUT PORT Ø BIT Ø	79	J1	CMg	RAM CHIP SELECT Ø
10	J1	IA,	DATA INPUT PORT Ø BIT 1	81	<b>J1</b>	CM <sub>1</sub>	RAM CHIP SELECT 1
14	J1	LA_	DATA INPUT PORT Ø BIT 2	83	_ <b>J</b> 1	C™2 ·	RAM CHIP SELECT 2
19	J1	LA	DATA INPUT PORT Ø BIT 3	6	J2	CM <sub>3</sub>	RAM CHIP SELECT 3
28	Jl	IA	DATA INPUT PORT Ø BIT 4	2	J2	CM	RAM CHIP SELECT 4
33	J1	IA5	DATA INPUT PORT Ø BIT 5	4	J2	ĈM,	RAM CHIP SELECT 5
				85	J1	™ <sub>6</sub>	RAM CHIP SELECT 6
37	J1	IA <sub>6</sub>	DATA INPUT PORT Ø BIT 6	82	<b>J1</b>	CM,	RAM CHIP SELECT 7
36	J1	IA7	DATA INPUT PORT Ø BIT 7	85	J2	,	
6	J1	IB0	DATA INPUT PORT 1 BIT Ø	1		<u>cs</u> ø	ROM CHIP SELECT Ø
13	J1 '	IB1	DATA INPUT PORT 1 BIT 1	78	J1	cs <sub>1</sub>	ROM CHIP SELECT 1
16	. J1	IB,	DATA INPUT PORT 1 BIT 2	62	J1	cs <sub>2</sub>	ROM CHIP SELECT 2
21	J1	IB <sub>2</sub>	DATA INPUT PORT 1 BIT 3	64	Jl	$\overline{cs}_3$	ROM CHIP SELECT 3
26	J1	IB4	DATA INPUT PORT 1 BIT 4	70	Jl	cs <sub>4</sub>	ROM CHIP SELECT 4
				35	J2	cs <sub>5</sub>	ROM CHIP SELECT 5
31	J1	IB5	DATA INPUT PORT 1 BIT 5	46	J2	ČS <sub>6</sub>	ROM CHIP SELECT 6
34	<b>J</b> 1	IB <sub>6</sub>	DATA INPUT PORT 1 BIT 6				
39	<b>J1</b>	IB7	DATA INPUT PORT 1 BIT 7	72	J2	cs <sub>7</sub>	ROM CHIP SELECT 7
61	J2	JAG	OUTPUT PORT Ø BIT Ø	5	J2	<u></u>	I/O DECODE OUT 07
67	J2	DA1	OUTPUT PORT Ø bIT 1	13	J2	σ <sub>6</sub> .	I/O DECODE OUT O
54	J2	0A2	OUTPUT PORT Ø LIY 2	12	J2	ठ <sub>5</sub>	I/O DECODE OUT 05
		0A3	OUTPUT PORT Ø BIT 3	15	J2	ਰੱ	I/O DECODE OUT O4
51	J2	OA3 OA4		14	J2	ਰ_ਤੈ	I/O DECODE OUT O
53	J2		OUTPUT PORT Ø BIT 4	11	J2	ອ້	I/O DECODE OUT 02
49	J2	DA <sub>5</sub>	OUTPUT PORT Ø BIT 5	9	J2		I/O DECODE OUT O
50	J2	OA 6	OUTFUT PORT # BIT 6				1
47	J2	OA,	OUTPUT PORT Ø BIT 7	7	J2	<u>ರ್</u> ಶ	I/O DECODE OUT Og
75	J2	ŌBġ	OUTPUT PORT 1 BIT Ø	3	<b>J1</b>	s	FLAG FLIP FLOP-Sign
	J2	OB,	OUTPUT PORT 1 BIT 1	5	Jl .	Z	FLAG FLIP FLOP_Zero
80				23	J1	P	FLAG FLIP FLOP_Parity
78	J2	OB <sub>2</sub>	OUTPUT PORT 1 BIT 2	25	J1	ਟ	FLAG FLIP FLOP_Carry
60	J2	OB3	OUTPUT PORT 1 BIT 3	7	J1	DO	INTERRUPT INSTRUCTION INPUT Ø
65.	J2	OB4	OUTPUT PORT 1 BIT 4	9	J1		INTERRUPT INSTRUCTION INPUT 1
57	J2	OB_	OUTPUT PORT 1 BIT 5	18	J1	D1	INTERRUPT INSTRUCTION INPUT 2
62	J2	OB6	OUTPUT PORT 1 BIT 6	1 .		D2	
55	J2	OB,	OUTPUT PORT 1 BIT 7	20	<b>J1</b>	D3	INTERRUPT INSTRUCTION INPUT 3
36	J2	$\overline{\mathbf{c}}_{a}$	OUTPUT PORT 2 BIT Ø	24	J1	<sup>D</sup> 4	INTERRUPT INSTRUCTION INPUT 4
				27	J1	D.5	INTERRUPT INSTRUCTION INPUT 5
34	J2	$\overline{c}_1$	OUTPUT PORT 2 BIT 1	38	Jİ	D <sub>6</sub>	INTERRUPT INSTRUCTION INPUT 6
25	J2	oc <sub>2</sub>	OUTPUT PORT 2 BIT 2	40	J1	D <sub>7</sub>	INTERRUPT INSTRUCTION INPUT 7
24	J2	$\overline{oc}_3$	OUTPUT PORT 2 BIT 3	59	J2	/	FROM TTY TRANSMITTER IN 2
22	J2	oc <sub>4</sub>	OUTPUT PORT 2 BIT 4	37	J2		FROM TTY TRANSMITTER OUT
19	J2	₹ œ	OUTPUT PORT 2 BIT 5	83	J2		· · · · · · · · · · · · · · · · · · ·
16	J2	$\overline{c}_{6}$	OUTPUT PORT 2 BIT 6	1			DATA FROM TTY TRANSMITTER BUFFER
21	J2	ਰਟ,	OUTPUT PORT 2 BIT 7	27	J2		TAPE READER CONTROL IN
		,	· · · · ·	18	J2		TAPE READER CONTROL OUT
44	J2	0D g	OUTPUT PORT 3 BIT Ø	28	J2		TAPE READER CONTROL (-9VDC)
43	J2	ᇒ	OUTPUT PORT 3 BIT 1	84	J1		DATA TO TTY RECEIVER BUFFER
39	J2	DD2	OUTPUT PORT 3 BIT 2	10	J2		TO TTY RECEIVER OUT
42	J2	553	OUTPUT PORT 3 BIT 3	86	J1		
33	J2	OD_	OUTPUT PORT 3 BIT 4	40	J2		111
29	J2		OUTPUT PORT 3 BIT 5	1			TO TTY RECEIVER OUT
26	J2	0D 6	OUTPUT PORT 3 BIT 6	81	J2	<b>*</b> <i>a</i>	READ/WRITE
31	J2	00 00 7	OUTPUT PORT 3 BIT 7	72	<b>J</b> 1	1ø	MULTIPLEXER CONTROL LINES N8263
69	J2		LOW ORDER ADDRESS OUT	41	<b>J</b> 1	SLØ	MULTIPLEXER CONTROL LINES N8267
	-	Aø		69	Jl	11	MULTIPLEXER CONTROL LINES N8263
82	J2	A1	LOW ORDER ADDRESS OUT	8	J1	SL1	MULTIPLEXER CONTROL LINES N8267
58	J2	A2	LOW ORDER ADDRESS OUT	29	<b>J</b> 1		DATA COMPLEMENT
23	J2	A_3	LOW ORDLR ADDRESS OUT	52	J1	ø <sub>1</sub>	Ø, CLOCK (alternate clock)
63	J2	A4	LOW ORDER ADDRESS OUT	12	J1	ø <sub>2</sub>	<pre>\$\$ CLOCK (alternate clock)</pre>
17	J2	A <sub>5</sub>	LOW ORDER ADDRESS OUT	75	J1	SYNC	SYNC OUT
32	' J2	A <sub>6</sub>	LOW ORDER ADDRESS OUT	1		READY	READY IN
	J2	A7	LOW ORDER ADDRESS OUT	30	J1		
48	J1		HIGH ORDER ADDRESS OUT	,1	J1		PT INTERRUPT IN
		A <sub>8</sub>		8	J2		BLE ENABLE OF I/O DEVICE DECODER
48 68	J1	A.9	HIGH ORDER ADDRESS OUT	79	J2	1/0	SYSTEM 1/O CONTROL
68 67		A <sub>10</sub>	HIGH ORDER ADDRESS OUT	77	J2	IN	SYSTEM INPUT CONTROL
68 67	J1	A <sub>11</sub>	HIGH ORDER ADDRESS OUT	50	J1	N.O.	PUSH BUTTON SWITCH Z INTERRUPT
68 67 80	J1 J2		HIGH ORDER ADDRESS OUT	53	J1	N.C.	PUSH BUTTON SWITCH
68 67 80 56	J2	-					OUTPUT LATCH STROBE PORT Ø
68 67 80 56 76	J2 J1	A12		6.5		w_	
68 67 80 56 76 71	J2 J1 J1	A <sub>12</sub> A <sub>13</sub>	HIGH ORDER ADDRESS OUT	52	J2	Wø	
68 67 80 56 76 71 74	J2 J1 J1 J1	A <sub>12</sub> A <sub>13</sub> CC <sub>g</sub>	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING	71	J2	w	OUTPUT LATCH STROBE PORT 1
68 67 80 56 76 71	J2 J1 J1	A <sub>12</sub> A <sub>13</sub>	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING CYCLE CONTROL CODING				
68 67 80 56 76 71 74	J2 J1 J1 J1	A <sub>12</sub> A <sub>13</sub> CC <sub>g</sub>	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING	71	J2	w	OUTPUT LATCH STROBE PORT 1
68 67 80 56 76 71 74 73	J2 J1 J1 J1 J1	A <sub>12</sub> A <sub>13</sub> CCg CC <sub>1</sub> Dg	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING CYCLE CONTROL CODING	71 20 30	J2 J2 J2	W1 W2 W3	OUTPUT LATCH STROBE PORT 1 OUTPUT LATCH STROBE PORT 2 OUTPUT LATCH STROBE PORT 3
68 67 80 56 76 71 74 73 61	J2 J1 J1 J1 J1 J1 J1 J1	A <sub>12</sub> A <sub>13</sub> CCg CC <sub>1</sub> Dg D <sub>1</sub>	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING CYCLE CONTROL CODING RAM DATA IN D <sub>g</sub> RAM DATA IN D <sub>1</sub>	71 20 30 22	J2 J2 J1	W1 W2 W3 INT CYCI	OUTPUT LATCH STROBE PORT 1 OUTPUT LATCH STROBE PORT 2 OUTPUT LATCH STROBE PORT 3 T INTERRUPT CYCLE INDICATOR
68 67 56 76 71 74 73 61 15	J2 J1 J1 J1 J1 J1 J1	A <sub>12</sub> A <sub>13</sub> CCg CC <sub>1</sub> Dg	HIGH ORDER ADDRESS OUT CYCLE CONTROL CODING CYCLE CONTROL CODING RAM DATA IN Dg	71 20 30	J2 J2 J2	W1 W2 W3	OUTPUT LATCH STROBE PORT 1 OUTPUT LATCH STROBE PORT 2 OUTPUT LATCH STROBE PORT 3

- 1



Figure 14. SIM8-01 Assembly Diagram
## VIII. MCS-8 PROM PROGRAMMING SYSTEM

### A. General System Description and Operating Instructions

Intel has developed a low-cost micro computer programming system for its electrically programmable ROMs. Using Intel's eight bit micro computer system and a standard ASR 33 teletype (TTY), a complete low cost and easy to use ROM programming system may be assembled. The system features the following functions:

- 1) Memory loading
- 2) Format checking
- 3) ROM programming
- 4) Error checking
- 5) Program listing

For specifications of the Intel PROMs, (1602A/1702A) refer to the Intel Data Catalog.



Figure 15. MCS-8 PROM Programming System

This programming system has four basic parts:

- The micro computer (SIM8-01)
   This is the MCS-8 prototype board, a complete micro-computer which uses 1702A PROMs for the microprogram control. The total system is controlled by the 8008 CPU.
- 2) The control program (A0860, A0861, A0863) These control ROMs contain the microprograms which control the bootstrap loading, programming, format and error checking, and listing functions. For programming of Intel's 1702A PROM, use control PROM A0863.
- 3) The programmer (MP7-03) This is the programmer board which contains all of the timing and level shifting required to program the Intel ROMs. This is the successor of the MP7-02.
- ASR 33 (Automatic Send Receive) Teletype This provides both the keyboard and paper tape I/O devices for the programming system.

In addition, a short-wave ultraviolet light is required if the erasable and reprogrammable 1702As are used.

This system has two modes of operation:

- 1) Automatic A paper tape is used in conjunction with the tape reader on the teletype. The tape contains the program for the ROM.
- 2) Manual The keyboard of the TTY is used to enter the data content of the word to be programmed.

Information is introduced by selectively programming "1"s (output high) and "0"s (output low) into the proper bit locations. Note that these ROMs are defined in terms of positive logic.

Word address selection is done by the same decoding circuitry used in the READ mode. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (ground -P on tape) will leave a "1" and a high data input level (+48V -N on tape) will allow programming of "0". All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

## TAPE FORMAT

The tape reader used with a model 33 ASR teletype accepts 1" wide paper tape using 7 or 8 bit ASCII code. For a tape to correctly program a 1602A/1702A, it must follow exactly the format rules below:



The format requirements are as follows:

- 1) There must be exactly 256 word fields in consecutive sequence, starting with word field 0 (all address lines low) to program an entire ROM. If a short tape is needed to program only a portion of the ROM, the same format requirements apply.
- 2) Each word field must consist of ten consecutive characters, the first of which must be the start character B. Following that start character, there must be exactly eight data characters (P's or N's) and ending with the stop character F. NO OTHER CHARACTERS ARE ALLOWED ANYWHERE IN A WORD FIELD. If an error is made while preparing a tape and the stop character "F" has not been typed, a typed "B" will eliminate the previous characters entered. This is a feature not available on Intel's 7600 programmer; the format shown in the Intel Data Catalog must be used when preparing tapes for other programming systems. An example of this error correcting feature is shown below:

TYPED ON TTY	PROGRAMMED IN ROM
BNNPPNPBNPPPNPNPF	> NPPPNPNP

eliminated

÷

If any character other than P or N is entered, a format error is indicated. If the stop character is entered before the error is noticed, the entire word field, including the B and F, must be rubbed out. Within the word field, a P results in a high level output, and N results in a low level output. The first data character corresponds to the desired output for data bit 8 (pin 11), the second for data bit 7 (pin 10), etc.

3) Preceding the first word field and following the last word field, there must be a leader/ trailer length of at least 25 characters. This should consist of rubout punches. Between word fields, comments not containing B's or F's may be inserted. It is important that a carriage return and line feed characters be inserted (as a "comment") just before each word field or at least between every four word fields. When these carriage returns are inserted, the tape may be easily listed on the teletype for purposes of error checking. It may also be helpful to insert the word number (as a "comment") at least every four word fields.

4)

#### PROM PIN CONFIGURATION



#### IMPORTANT

It should be noted that the PROM's are described in the data sheet with respect to positive logic (high level = p-logic 1). The MCS-8 system is also defined in terms of positive logic. Consider the instruction code for LHD (one of the 48 instructions for the MCS-8).

#### 11101011

When entering this code to the programmer it should be typed,

## **BPPPNPNPF**

This is the code that will be put into the 1302, Intel's mask programmed ROM, when the final system is defined.

#### OPERATING THE PROGRAMMER

The SIM8-01 is used as the micro computer controller for the programming. The control program performs the function of a bootstrap loader of data from the TTY into the RAM memory. It then presents data and addresses to the PROM to be programmed and controls the programming pulse. The following steps must be followed when programming a PROM:

- 1) Place control ROMs in SIM8-01
- 2) Turn on system power
- 3) Turn on TTY to "line" position
- 4) Reset system with an INTERRUPT (Instr. RST = 00 000 101)
- 5) Change instruction at interrupt port to a NO OP
- 6) Start system with an INTERRUPT (Instr NO OP = 11 000 000)
- 7) Load data from TTY into micro computer memory
- 8) Insert PROM into MP7-03
- 9) Program PROM
- 10) Remove PROM from MP7-03. To prevent programming of unwanted bits, never turn power on or off while the PROM is in the MP7-03.

### LOADING DATA TO THE MICRO COMPUTER (THE BOOTSTRAP LOADER)

The programming system operates in an interactive mode with the user. After resetting and starting the system with an INTERRUPT [steps 4), 5), 6)], a "\*" will appear on the TTY. This is the signal that the system is ready for a command. To load a data tape, the following sequence must be followed:

35



This RAM bank may be edited by re-entering blocks of data prior to programming a PROM. More than one RAM bank may be loaded in preparation for programming several different PROMs or to permit the merging of blocks of data from different banks into a single PROM. (See the explanation of the CONTINUE command in section IX.)

## FORMAT CHECKING

When the system detects the first format error (data words entered either on tape or manually), it will stop loading data and it will print out the address where the format error occurred.

At this time, an "R" may be typed and the data can be RE-ENTERED manually. This is shown below.



### PROGRAMMING

After data has been entered, the PROM may be programmed. Data from a designated address field in a designated RAM bank is programmed into corresponding addresses in the PROM. A complete PROM or any portion of a PROM may be programmed in the following manner:



### ERROR CHECKING

After each location in ROM is programmed, the content of the location is read and compared against the programming data. In the event that the programming is not correct, the ROM location will be programmed again. The MCS-8 programming system allows each location of the ROM to be reprogrammed up to four times. A "\$" will be printed for each reprogramming. If a location in ROM will not accept a data word after the fourth time, the system will stop programming and a "?" will be printed. This feature of the system guarantees that the programmed ROM will be correct, and incompletely erased or defective ROMs will be identified.



If a location in the ROM will not program, a new ROM must be inserted in the programmer. The system must be reset before continuing. (If erasable ROMs are being used, the "faulty" ROM should be erased and reprogrammed).

## PROGRAM LISTING

Before or after the programming is finished, the complete content of the ROM, or any portion may be listed on the teletype. A duplicated programming tape may also be made using the teletype tape punch. To list the ROM:



The listing feature may also be used to verify that a 1702A is completely erased.



Ready for command ------\*

### **1702A ERASING PROCEDURE**

The 1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537 A. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm<sup>2</sup>. Example of ultraviolet sources which can erase the 1702A in 10 to 20 minutes is the Model S-52 and Model UVS-54 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (San Gabriel, California). The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

## B. MP7-03 PROM Programmer

The MP7-03 is the PROM programming board which easily interfaces with the SIM8-01. All address and data lines are completely TTL compatible. The MP7-03 requires +5VDC @ 0.8 amps, -9 VDC @ 0.1 amps, and 50 Vrms @ 1 amp. Two Stancor P8180 (or equivalent) filament transformers (25.2 Vrms @ 1 amp) with their secondaries connected in series provide the 50 Vrms.

This programmer board is the successor of the MP7-02. The MP7-03 enables programming of Intel's 1702A, a pin-for-pin replacement for the 1702.

When the MP7-03 is used under SIM8-01 control with control ROM A0862 replaced by A0863, the 1702A may be programmed an order of magnitude faster than the 1702, less than three minutes.

#### **IMPORTANT:**

Only use the A0863 control PROM when programming the new 1702A. Never use it when programming the 1702. The programming duty cycle is too high for the 1702 and it may be permanently damaged.

The MP7-03 features three data control options:

- 1) Data-in switch (Normal-Complement). If this switch is in the complement position, data into the PROM is complemented.
- 2) Data-out switch (Normal-Complement). If this switch is in the complement position, data read from the PROM is complemented.
- 3) Data-out switch (Enable-Disable). If this switch is in the enable position, data may be read from the PROM. In the disable position, the output line may float up to a high level (logic "1"). As a result, the input ports on the prototype system may be used for other functions without removing the MP7-03 card.

### MP7-03 Programmer Board Specifications

Features:

- High speed programming of Intel's 1702A (three minutes)
- Inputs and outputs TTL compatible
- Board sold complete with transformers, capacitor and connector
- Directly interfaces with SIM8-01 Board

**Dimensions:** 

- 8.4 inches high 9.5 inches deep Power Requirement:  $V_{CC} = +5 @ 0.8 \text{ amps}$ TTL GRD = 0V  $*V_{DD} = -9V @ 0.1 \text{ amps}$ 
  - $V_P$  = 50Vrms @ 1 amp

Connector:

a. Solder lug type/Amphenol 72 pin connector P/N 225-23621-101
b. Wire wrap type - Amphenol 72 pin connector P/N 261-15636

\*This board may be used with a -10Vsupply because a pair of diodes (i.e. 1N914 or equivalent) are located on the board in series with the supply. Select the appropriate pin for either -9V or -10V operation.

A micro computer bulletin which describes the modification of the MP7-02 for programming the 1602A/1702A is available on request. These modifications include complete failsafe circuitry (now on MP7-03) to protect the PROMs and the 50V power supply.

## C. Programming System Interconnection



Figure 16. MP7-03/Sim8-01 PROM Programming System



Figure 17b. Pin Definition - Reverse Side of MP7-03 Card











### IX. MICROCOMPUTER PROGRAM DEVELOPMENT

## A. MCS-8 Software Library

# 1.0 PL/M<sup>™</sup> COMPILER – A High Level Systems Language

It's easy to program the MCS-8 Microcomputer using PL/M, a new high level language concept developed to meet the special needs of microcomputer systems programming. Programmers can now utilize a true high level language to efficiently program microcomputers. PL/M is an assembly language replacement that can fully command the 8008 CPU and future processors to produce efficient run-time object code. PL/M was designed to provide additional developmental software support for the MCS-8 microcomputer system, permitting the programmer to concentrate more on his problem and less on the actual task of programming than is possible with assembly language.

Programming time and costs are drastically reduced, and training, documentation and program maintenance are simplified. User application programs and standard systems programs may be transferred to future computer systems that support PL/M with little or no reprogramming. These are advantages of high-level language programming that have been proven in the large computer field and are now available to the microcomputer user.

PL/M is derived from IBM's PL/I, a very extensive and sophisticated language which promises to become the most widely known and used language in the near future. PL/M is designed with emphasis on those features that accurately reflect the nature of systems programming requirements for the MCS-8 microcomputer system.



## PL/M Coding Program Development Time: 15 minutes

#### PL/M vs ASSEMBLY LANGUAGE

As an example of comparative programming effort between PL/M and assembly language, this program to computer prime numbers was written twice, first in PL/M, and then in assembly language. The PL/M version was written in fifteen minutes, compiled correctly on the second try (an "end" was omitted the first time) and ran correctly the first time. The program was then coded in Intel MCS-8 assembly language. Coding took four hours, program entry and editing another two hours, debug took an hour to find incorrect register designation, the kind of problem completely eliminated by coding in PL/M. Results of this one short test shows a 28 to 1 reduction in coding time. This ratio may be somewhat high, overall ratio in a mix of programs is more on the order of 10 to 1.

#### PL/M Is An Efficient Language

Tests on sample programs indicate that a PL/M program can be written in less than 10% of the time it takes to write the same program in assembly language with little efficiency loss. The main reason for this savings in time is the fact that PL/M allows the programmer to define his problem in terms natural to him, not in the computer's terms. Consider the following sample program which selects the largest of two numbers. In PL/M, the programmer might write: If A > B, then C = A; else C = B;



Program Development Time: 7 hours

Meaning: "If variable A is greater than variable B, then assign A to variable C; otherwise, assign B to C."

A corresponding program in assembly language is twelve separate machine instructions, and conveys little of original intent of the program.

Because of the ease and conciseness with which programs can be written and the error free translation into machine language achieved by the compiler, the time to program a given system is reduced substantially over assembly language.

Debug and checkout time of a PL/M program is also much less than that of an assembly language program, partly because of the inherent clarity of PL/M, but also because writing a program in PL/M encourages good programming techniques. Furthermore, the structure of the PL/M language enables the PL/M compiler to detect error conditions that would slip by an assembler. The PL/M compiler is written in ANSI FORTRAN IV and thus will execute on most large scale machines with little alteration.

### 2.0 MCS-8 CROSS ASSEMBLER SOFTWARE PACKAGE

The MCS-8 cross assembler translates a symbolic representation of the instructions and data into a form which can be loaded and executed by the MCS-8. By cross assembler, we mean an assembler executing on a machine other than the MCS-8, which generates code for the MCS-8. Initial development time can be significantly reduced by taking advantage of a large scale computer's processing, editing and high speed peripheral capability. Programs are written in the assembly language using mnemonic symbols both for 8008 instruction and for special assembler operations. Symbolic addresses can be used in the source program; however, the assembled program will use absolute address. (See Appendix 11.)

The Assembler is designed to operate from a time shared terminal. The assembled program may be punched out at the terminal in BNPF format.

The Assembler is written in FORTRAN IV and is designed to run on a PDP-10. Modifications to the program may be required for machines other than PDP-10.

### 3.0 MCS-8 SIMULATOR SOFTWARE PACKAGE

The MCS-8 Simulator is a computer program written in FORTRAN IV language and called INTERP/8. This program provides a software simulation of the Intel 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

INTERP/8 accepts machine code produced by the 8008 Assembler, along with execution commands from a time sharing terminal, card reader, or disk file. The execution commands allow manipulation of the simulated MCS-8 memory and the 8008 CPU registers. In addition, operand and instruction breakpoints may be set to stop execution at crucial points in the program. Tracing features are also available which allow the CPU operation to be monitored. INTERP/8 also accepts symbol tables from either the PL/M compiler or MCS-8 cross assembler to allow debugging, tracing and braking, and displaying of program using symbolic names.

The PL/M compiler, MCS-8 assembler, and MCS-8 simulator software packages may be procured from Intel on magnetic tape. Alternatively, designers may contact several nation-wide computer time sharing services for access to the programs.

## 4.0 BOOTSTRAP LOADER FOR SIM8-01

When developing MCS-8 software using the SIM8-01, programs may be loaded, stored, and executed directly from RAM memory. A set of three 1702A control PROMs (1702A/860 set) is required for this function. In addition, this same control PROM set is required when the SIM8-01 is used as the controller for PROM programming. (See Appendix V.)

## 5.0 SIM8 HARDWARE ASSEMBLER

The SIM8 Hardware Assembler is a program which translates a symbolic assembly language into an octal representation of the SIM8 machine language. An auxilliary program then translates the octal object code into the "BNPF" format suitable for bootstrap loading or PROM programming. Eight PROMs and three tapes (1702A/ 840 set)<sup>[1]</sup> containing the assembly program plug into the SIM8-01 prototyping board permitting assembly of all MCS-8 software when used with an ASR 33 teletype.

The assembler accepts the source text from the paper tape reader on the first of two passes and constructs a name table. On a second pass the assembler translates the source using the previously determined name values, creates an octal object paper tape, and if directed, writes the object code into Read/Write memory.

The assembler's commands allow for TTY keyboard manipulation of R/W memory and execution of stored programs so that program debugging may be undertaken directly after assembly. If a "BNPF" tape is desired, an auxilliary "tape generator" program may be loaded and executed by the assembler. (See Appendix I.)

# 6.0 PROGRAM LIBRARY

These program listings are available to all Intel microcomputer users. We encourage all users to submit all non-proprietary programs to Intel to add to the program library so that we may make them available to other users.

- MCS-8 bootstrap loader and control program and PROM programming systems routine for the SIM8-01 and SIM8-01/MP7-03 PROM programming system (A0860, A0861, A0863) <sup>[1]</sup>.
- Floating point multiply routine for the MCS-8.
- \* Fixed point multiply routine for the MCS-8.
- Fast Fourier transform program for the MCS-8 using the algorithm by G.D. Berglund (see IEEE Transactions on Computers, April, 1972).
- Debug Program
- Binary Search Routine
- Interrupt Service Routine
- Analog to digital controller MCS-8.
- MCS-8 driving an incremental X-Y plotter such as those manufactured by CALCOMP.

- Three dimensional blackboard stroke generator using MCS-8.
- MCS-8 program for saving CPU states on an interrupt.
- MCS-8 program for controlling the timing for a serial input from a teletype.
- Fast Fourier transform program for the MCS-8.
- MCS-8 Assembler for use on HP 2100
- \* MCS-8 teletype and tape reader control program (A0800) [1].
- MCS-8 memory chip select decode and output test program for the SIM8-01 card (A0801) [1].
- \* MCS-8 RAM test program for the SIM8-01 card (A0802)<sup>[1]</sup>.
- \* Single precision multiply/divide.
- \* Program written by Intel. Program submitted by customers.

Note 1. These are the program numbers that should be used when ordering the programs in PROMs.

### B. Development of a Microcomputer System

The flowchart shows the steps required for the development of a microcomputer system. The SIM8-01 system can be used throughout the complete cycle for program assembly, PROM programming, and prototype system hardware. Ultimately, custom systems using 1702A PROMs may be delivered. For high volume applications (100 or more identical systems) lower cost metal masked ROMs may be used.

To combine the advantages of the metal masked ROM and the PROMs, subroutines may be stored in metal masked ROMs and a customized main program may be stored in PROM.



#### C. Execution of Programs from RAM on SIM8-01 Using Memory Loader Control Programs

The previous section provided a description of the preparation of tapes and the programming of PROMs for permanently storing the microcomputer programs. During the system development, programs may be loaded, stored, and executed directly from RAM memory. This section explains these additional features.



Figure 19, MCS-8 Operating System

The system has three basic parts:

1. The microcomputer (SIM8-01)

2. The bootstrap memory loader control program (A0860, A0861, A0863)

3. ASR 33 (Automatic Send Receive) Teletype

The control program provides the complete capability for executing programs from RAM. Two additional program commands are required; "C", the CONTINUE command for loading more than one bank of memory, and "E", the program EXECU-TION command.

### **Operating The Microcomputer System**

To use the SIM8-01 as the microcomputer controller for the bootstrap loading of a program from the TTY into RAM memory and the execution of programs stored in RAM, the following steps must be followed:

- 1. Place control ROMs in SIM8-01
- 2. Turn on system power
- 3. Turn on TTY to "line" position
- 4. Reset system with an INTERRUPT (Instr. RST = 00 000 101
- 5. Change instruction at interrupt port to a NO OP
- Start system with an INTERRUPT (Instr. NO OP = 11 000 000)
- 7. Load data from TTY into microcomputer RAM memory
- 8. Execute the program stored in RAM

#### Loading of Multiple RAM Banks

Through the use of the command "C", (CONTINUE) subsequent RAM banks may be loaded with data without entering a new data entry command and new memory bank and address designations.

Note that the CONTINUE command should only be used when the subsequent RAM will be completely loaded with 256 bytes of data. For partial loading of RAM banks, always use the DATA ENTRY command. The content of a RAM bank may be edited by using the DATA ENTRY command and revising



47

and re-entering sections of the bank. When a program is being stored in memory, the first instruction of the program should be located at address **(00)** in a RAM bank. The entire RAM memory with the exception of the last fifteen bytes of RAM bank 3 may be used for program storage in conjunction with the bootstrap loader.

### **Program Execution**

The program which has been loaded into RAM may be executed directly from RAM.



CAUTION: When executing a program from a single RAM bank or multiple RAM banks, care must be taken to insure that all JUMP addresses and subroutine CALL addresses are appropriately assigned within the memory storage being used.

#### Summary of System Commands

Using Intel's special control ROMs (A0860, A0861, A0863) the following control commands are available:

COMMAND	EXPLANATION
Т	DATA ENTRY — Enter data from TTY into a RAM bank
С	<b>CONTINUE</b> – Continue entering 256 byte blocks of data into subsequent RAM banks
R	<b>RE-ENTER</b> — Re-enter a data word where a format error has occurred and continue entering data
E	<b>EXECUTE</b> — Execute the program stored in RAM memory
Р	<b>PROGRAM</b> — Program a PROM using data stored in RAM memory
L	<b>LIST</b> — List the content of the PROM on the TTY

The complete Bootstrap Loader Program is presented in Appendix V.

## X. MCB8-10 MICRO COMPUTER INTERCONNECT AND CONTROL MODULE

The MCB8-10 is a completely assembled interconnect, display and control switch assembly which eliminates all hand wiring associated with an MP7-03/SIM8-01 setup. With the additions noted below, it becomes a self-contained system featuring the following:

- 1. General Purpose Micro Processor with I/O and Display (with SIM8-01, power supplies)
- 2. Automatic PROM Programming (with SIM8-01, PROM set A0860, A0861, A0863, MP7-03, power supplies, TTY)
- 3. Test System for checkout of programs, features single-step capability (with SIM8-01, power supplies)
- The MCB8-10 shown in Figure 20 includes the following:
- 1. All interconnect circuitry necessary to implement the programming system described in Section VIII of the MCS-8 Users Manual.
- 2. Connectors for the SIM8-01 and MP7-03 boards.
- 3. A zero insertion force 24-pin socket for PROMs to be programmed. Appropriate connections to the MP7-03 connector are provided.
- 4. Teletype, keyboard, printer, tape punch and reader control connections to SIM8-01. Access to these signals is provided by a 16-pin socket (TTY-J8). A flat cable is provided for the connection.
- 5. Control switches (2) and logic necessary for true-complement of programmer input or output data.
- 6. Breakout of all computer signals to open sockets for easy access. This includes output ports, flags (carry, sign, parity, zero), I/O decode (select I/O port 0, 1, 2, 3), I/O selection, cycle control, two decoded states (stop and wait), lower and higher order address.
- 7. 60 bits of LED display from SIM8-01.
- 8. All control lines are "OR-tied" to MCB8-10 or its connectors for external control.
- 9. Two toggle switches are provided for the following operations:



- a. For A0860 program (Bootstrap Loader and PROM programmer control ROMs), set the switches as shown in the figure above.
- b. For A0840 program (SIM8 Hardware Assembler) set S16\* to "INTERRUPT" and S15\* to "TTY".

c. For operation not using teletype as an I/O device, set S16 to "INTERRUPT" and S15 to "IN-A0".

- 10. Two memontary pushbutton switches are used for interrupt and single step function.
- 11. 8 toggle switches are provided for interrupt instruction input.
- 12. A toggle switch is provided for "WAIT" control.
- 13. Two transformers, 115V AC/220V AC, capacitor, fuse holder and AC input jack wired to develop the unregulated 80V DC which in turn is regulated on MP7-03 to 47V DC programming voltage.
- 14. A control switch for disabling the programming voltage.
- 15. Input jacks for applying externally supplied +5V DC and -9V DC to the assembly. (Note: internal supplies are not included).

\*See figure 24.

The setup for the PROM programming application is shown in Figure 21. The MP7-03 (rear) and the SIM8-01 boards are installed in the MCB8-10.



Figure 21. MCB8-10/MP7-03/SIM8-01 System

## A. Micro Processor System

When the MCB8-10 is used as a microprocessor, its features, such as the display (for the output ports, I/O decode, flag flip flops, cycle control, step and wait state, and in and out control and input ports), may be utilized at the discretion of the user. As an example, consider the testing of the SIM8-01 boards loaded with a PROM containing the following program: Read Port A and Port B, add the two values and output the results at Port A. The test could be implemented by connecting 8 switches to the A and B input sockets. The actual switch circuit would consist of a single pole double throw switch wired with one pole to ground and the wiper wired to the appropriate socket connector pin in accordance with the MCB8-10 schematic. The SIM8-01 is then inserted into the "SIM8-01" connector and a bench supply connected to the +5V DC and the -9V DC input jacks. The actual test may now be performed. The system is started according to the user's instructions and the program is executed. The result appears at the LED display and may be verified for correctness. The display lights of interest are identified on the system's printed circuit board (Figure 22) as "OUTPUT PORTS" 0, 1, 2, 3 (Bits 0-7).



Figure 22. MCB8-10 Printed Circuit Board

### B. Programming System

Consider the actual programming (in the hardware sense) of the 1702A PROM in the example above. The system can perform this function with the addition of an MP7-03 board inserted into the MP7-03 connector. An automatic programming system which allows data entry from a keyboard or paper tape, automatic verification, listing of ROM contents, and hands-off programming is provided by the further addition of three preprogrammed PROMs (A0860, A0861, A0863) and a modified teletype. The teletype modification consists of the addition of simple relay network described by the MCS-8 Users Manual. The procedure for programming a PROM, then, is as follows:

- 1. Insert MP7-03 and SIM8-01 boards (SIM8-01 loaded with PROMs A0860, A0861, A0863).
- 2. Connect teletype to "TTY" socket.
- 3. Connect +5V DC, -9V DC and 115/220V AC. Verify 115/220 switch is in proper position.
- Insert instruction "00000101" with the 8 toggle switches provided for interrupt instruction input (i.e., RESTART to location 0).
  - Depress "INTERRUPT"

Insert instruction "11000000" (i.e., NOP) with the same 8 toggle switches

Depress "INTERRUPT"

- 5. Set PROG.AC" to "ON"
- 6. Set data enable switch to "ENABLE".
- 7. Set the data "IN/OUT" switches to "TRUE" or "COMPLEMENT"
- 8. Place teletype in "ON-LINE" mode

9. Insert PROM

10. Use A0860 program directives as described in Section IX of this Users Manual.

### C. Program Debugging

Program debugging may be performed by using the "SINGLE-STEP" switch and LED display provided. The procedure is as follows:

1. For executing program in ROM (or ROMs):

- a. Turn off system power.
- b. Set toggle switch to "WAIT".
- c. Insert programmed ROM (or ROMs).
- d. Turn on system power.
- e. Set interrupt instruction input (using the 8 toggle switches provided) with an RST 0 (00000101) instruction.
- f. Depress "INTERRUPT" switch.
- g. Depress "SINGLE-STEP" switch. This causes the CPU to execute the RST 0 instruction.
- h. Continue to depress "SINGLE-STEP" switch to advance the program one location at a time (a three-byte instruction requires three depressions of the "SINGLE-STEP" switch).

2. For executing program in RAM:

- a. Load program in RAM using A0860, A0861, A0863 program.
- b. Set toggle switch to "WAIT".
- c. Set interrupt instruction input (using the 8 toggle switches provided) with a JMP instruction to select the desired RAM bank where the program has been loaded in step a. Enter the three byte JMP instruction as follows:

```
Load 1st byte (01000100).
```

Depress "INTER RUPT" switch.

Depress "SINGLE STEP" switch.

Load 2nd byte.

Depress "SINGLE-STEP" switch.

Load 3rd byte.

Depress "SINGLE-STEP" switch.

Set the 2nd and 3rd bytes according to the following examples:

For BANK 0 –

00000000 (2nd byte) 00001000 (3rd byte)

For BANK 1 –

00000000 (2nd byte)

00001001 (3rd byte) For BANK 2 –

00000000 (2nd byte)

00001010 (3rd byte)



2. ALL LEDS ARE PART NO. G.E. SSL-30, RED.

JA TO JIS ARE MAT CABLE SOCKET. CI, TI, TZ, 220V SOCKET ARE MOUNTED ON CHASSIS



Figure 23. MCB8-10 Schematic (No. 00026)

53

For BANK 3 – 00000000 (2nd byte) 00001011 (3rd byte)

The above procedure causes the CPU to execute the JMP instruction that has been jammed in. d. Continue to depress "SINGLE-STEP" switch to advance the program one location at a time.

## **D.** Procedural Precautions

- 1. CAUTION: Do not remove DC power while programming AC power is on. Permanent damage to MP7-03 and PROM may result.
- 2. The MP7-03 board should be removed when SIM8-01 is not programmed to drive it.
- 3. Power up and power down for the programming system should be performed as follows:
  - a. +5V DC and -9V DC on
  - b. Restart procedure:
    - -Restart instruction 00 000 101
    - -Interrupt
    - -Restart instruction 11 000 000
    - -Interrupt
  - c. TTY on
  - d. Programming AC on
  - e. Insert PROM
  - f. Execute
  - g. Remove PROM
  - h. Programming AC off
  - i. TTY off
  - j. +5V DC and -9V DC off



### Figure 24. MCB8-10 Assembly Drawing

## MCB8-10 INTERCONNECT AND CONTROL MODULE

Pin No.	M8-01 Connector	Symbol	Description	MCB8-10 Connection	Pin No.	18-01 Connector	Symbol		MCB8-10 Connectio
2,4	J1	+5V	+5VDC POWER SUPPLY	- -	57 55	J1 J1	D <sub>5</sub> D <sub>6</sub>	RAM DATA IN D <sub>5</sub> RAM DATA IN D <sub>6</sub>	J5-6 J5-7
84 & 86	J2	-9V	-9VDC POWER SUPPLY		54	J1	-6. D <sub>7</sub>	RAM DATA IN D <sub>7</sub>	J5-8
1,3	J2	GND	GROUND	J5-16	48	J1	WAIT	STATE COUNTER	J4-1
60	J1	MD 0	DATA FROM MEMORY Ø BIT Ø	J5-15	49	J1	Ť <sub>3</sub>	STATE COUNTER	J4-8
63	J1	MD <sub>1</sub>	DATA FROM MEMORY 1 BIT 1		46	· J1	$\frac{3}{T_1}$	STATE COUNTER	J4-7
17	J1	MD <sub>2</sub>	DATA FROM MEMORY 2 BIT 2	J5-14	45	J1	STOP	STATE COUNTER	J4-2
77	J1	MD 3	DATA FROM MEMORY 3 BIT 3	J5-13	42	J1		STATE COUNTER	J4-6
38	J2	MD 4	DATA FROM MEMORY 4 BIT 4	J5-12	44	J1	Τ <u>2</u> Τ <sub>5</sub>	STATE COUNTER	J4-5
41	J2	MD <sub>5</sub>	DATA FROM MEMORY 5 BIT 5	J5-11	47	J1	-5 T.T	STATE COUNTER	J4-4
45	J2	MD <sub>6</sub>	DATA FROM MEMORY 6 BIT 6	J5-10	43	J1	$\frac{\overline{T_1}}{\overline{T_4}}$	STATE COUNTER	J4-3
74	J2	MD <sub>7</sub>	DATA FROM MEMORY 7 BIT 7	J5-9	79	J1	ČM <sub>a</sub>	RAM CHIP SELECT Ø	J7-1
11	J1	1A0	DATA INPUT PORT Ø BIT Ø	(S15) J10-1	81	J1	CM,	RAM CHIP SELECT 1	J7-2
10	J1	<sup>IA</sup> 1	DATA INPUT PORT Ø BIT 1	J10-2	83	J1	CM,	RAM CHIP SELECT 2	J7-3
14	J1	LA2	DATA INPUT PORT Ø BIT 2	J10-3	6	J2	CM2	RAM CHIP SELECT 3	J7-4
19	JI	IA3	DATA INPUT PORT Ø BIT 3	J10-4	2	J2	CM 4	RAM CHIP SELECT 4	J7-5
28	JI	<sup>tA</sup> 4	DATA INPUT PORT Ø BIT 4	J10-5	4	J2	CM 5	RAM CHIP SELECT 5	J7-6
33	J1	TA5	DATA INPUT PORT Ø BIT 5	J10-6	85	J1	CM <sub>6</sub>	RAM CHIP SELECT 6	J7-7
37	Jl	IA <sub>6</sub>	DATA INPUT PORT Ø BIT 6	J10-7	82	J1	CM <sub>2</sub>	RAM CHIP SELECT 7	J7-8
36	J1 '	IA7	DATA INPUT PORT Ø BIT 7	J10-8	85	J2	cs <sub>g</sub>	ROM CHIP SELECT Ø	J7-16
6	J1	IB0	DATA INPUT PORT 1 BIT Ø	J10-16	78	J1	csg cs1	ROM CHIP SELECT 1	J7-15
13	Jl	<sup>IB</sup> 1	DATA INPUT PORT 1 BIT 1	J10-15	62	J1		ROM CHIP SELECT I ROM CHIP SELECT 2	J7-15 J7-14
16	J1	IB2	DATA INPUT PORT 1 BIT 2	J10-14	64	J1 J1	CS <sub>2</sub>	ROM CHIP SELECT 2 ROM CHIP SELECT 3	J7-14 J7-13
21	J1	IB3	DATA INPUT PORT 1 BIT 3	J10-13			CS CS		
26	. J1	IB4	DATA INPUT PORT 1 BIT 4	J10-12	70	J1 72	CS <sub>4</sub>	ROM CHIP. SELECT 4	J7-12
31 .	J1	IB5	DATA INPUT PORT 1 BIT 5	Л0-11	35	J2	CS <sub>5</sub>	ROM CHIP SELECT 5	J7-11
34	31	IB <sub>6</sub>	DATA INPUT PORT 1 BIT 6	J10-10	46	J2	CS CS	ROM CHIP SELECT 6	J7-10
39	Jl	IB7	DATA INPUT PORT 1 BIT 7	J10-9	72	J2	σs7	ROM CHIP SELECT 7	J7-9 J12-8
61	`J2	JAg	OUTPUT PORT Ø BIT Ø	J13-16	5	J2	σ <sub>7</sub> ΄	I/O DECODE OUT O7	
67	J2	DA1	OUTPUT PORT Ø LIT 1	J13-15	13	J2	ठ <sub>6</sub>	I/O DECODE OUT O	J12-7
54	J2	JA2 .	OUTPUT PORT Ø LIT 2	J13-14	12	J2	ō_5	I/O DECODE OUT 05	J12-6
51	J2	OA 3	OUTPUT PORT Ø BIT 3	J13-13	15	J2	<u>0</u> 4	I/O DECODE OUT O4	J12-5
53	J2	ŌĀ	OUTPUT PORT Ø BIT 4	J13-16	14	. J2	<u></u> 3	I/O DECODE OUT 03	J12-4
49	J2	DA <sub>5</sub>	OUTPUT PORT Ø BIT 5	J13-11	11	J2	<u></u> <u> </u> <u> </u> 2	I/O DECODE OUT 02	J12-3
50	J2	JA 6	OUTPUT PORT # BIT 6	J13-10	9	J2	ត	I/O DECODE OUT O1	J12-2
	J2 J2	OA,	OUTPUT PORT Ø BIT 7	J13-9	7	J2	ਠ ਡ	I/O DECODE OUT O	J12-1
47				J13-1	3	J1		FLAG FLIP FLOP-Sign	J9-9
75	J2	OBg	OUTPUT PORT 1 BIT Ø	J13-2	5	· J1	Z	FLAG FLIP FLOP-Zero	J9-10
80	J2 .	OB1	OUTPUT PORT 1 BIT 1	J13-3	23	Jl	P	FLAG FLIP FLOP-Parity	J9-12
78	J2	OB <sub>2</sub>	OUTPUT PORT 1 BIT 2	J13-4	25	Jl	Ē	FLAG FLIP FLOP_Carry	J9-11
60	J2	OB 3	OUTPUT PORT 1 BIT 3	J13-5	7	Jl	D <sub>0</sub>	INTERRUPT INSTRUCTION INPUT Ø	J9-1
65	J2	OB <sub>4</sub>	OUTPUT PORT 1 BIT 4		9	Jl	D	INTERRUPT INSTRUCTION INPUT 1	J9-2
57	J2	OB <sub>5</sub>	OUTPUT PORT 1 BIT 5	J13-6	18 .	. Jl	D <sub>2</sub>	INTERRUPT INSTRUCTION INPUT 2	J9-3
62	J2	ब्हे ब्राह्य	OUTPUT PORT 1 BIT 6	J13-7	20	Jl	D3	INTERRUPT INSTRUCTION INPUT 3	J9-4
55	J2'		OUTPUT PORT 1 DIT 7	J13-8	24	Jl	DA	INTERRUPT INSTRUCTION INPUT 4	J9-5
36	J2	$\frac{\overline{oc}_{g}}{\overline{oc}_{1}}$	OUTPUT PORT 2 BIT Ø	J11-16	27	Jl	D_5	INTERRUPT INSTRUCTION INPUT 5	J9-6
34	J2	ocl	OUTPUT PORT 2 BIT 1	J11-15	38	Jl	D <sub>6</sub>	INTERRUPT INSTRUCTION INPUT 6	J9-7
25	J2	<u>oc</u> 2	OUTPUT PORT 2 BIT 2	J11-14	40	Jl	D.,	INTERRUPT INSTRUCTION INPUT 7	J9-8
24	J2	oc_3	OUTPUT PORT 2 BIT 3	J11-13	59	J2	,	FROM TTY TRANSMITTER IN $2$	J8-4
22	J2	oc <sub>4</sub>	OUTPUT PORT 2 BIT 4	J11-12	3.7	J2		FROM TTY TRANSMITTER OUT	J8-5
19	J2	oc <sub>5</sub>	OUTPUT PORT 2 BIT 5	J11-11	83	J2		DATA FROM TTY TRANSMITTER BUFFER	TTY, S16
16	J2	OC 6	OUTPUT PORT 2 BIT 6	J11-10	27	J2		TAPE READER CONTROL IN	J11-1
21	J2	oc,	OUTPUT PORT 2 BIT 7	J11-9	18	J2		TAPE READER CONTROL OUT	J8-7
44.	J2	<u>od</u> ø	OUTPUT PORT 3 BIT Ø	J11-1	28	J2		TAPE READER CONTROL (-9VDC)	J8-6
43	J2	OD <sub>1</sub>	OUTPUT PORT 3 BIT 1	J11-2	84	J1		DATA TO TTY RECEIVER BUFFER	J11-16
39	J2	DD2	OUTPUT PORT 3 BIT 2	J11-3	10	J2		TO TTY RECEIVER OUT	J8-13
42	J2	<u>סכ</u>	OUTPUT PORT 3 BIT 3	J11-4	86	. J1	•	TO TTY RECEIVER OUT TTY BUFFER	J8-12
33	J2	OD 4	OUTPUT PORT 3 BIT 4	J11-5	40	J2		TO TTY RECEIVER OUT	J8-11
29	J2	005	OUTPUT PORT 3 BIT 5	J11-6	81	J2		READ/WRITE	
26	J2	OD 6	OUTPUT PORT 3 BIT 6	J11-7	72	J1	IØ.	MULTIPLEXER CONTROL LINES N8263	
31	J2	$\overline{\mathcal{D}}_{7}$	OUTPUT PORT 3 BIT 7	J11-8	41	J1	SLØ	MULTIPLEXER CONTROL LINES N8267	
69	J2	Ag	LOW ORDER ADDRESS OUT	J6-9	69	J1	11	MULTIPLEXER CONTROL LINES N8263	
82	J2 .	A1	LOW ORDER ADDRESS OUT	J6-10	8	J1	SL1	MULTIPLEXER CONTROL LINES N8267	
58	J2 '	A <sub>2</sub>	LOW ORDER ADDRESS OUT	J6-11	29	J1		DATA COMPLEMENT	J9-16
23	J2	A3	LOW ORDER ADDRESS OUT	J6-12	52	J1	ø	Ø <sub>1</sub> CLOCK (alternate clock)	J4-16
63	J2	A <sub>4</sub>	LOW ORDER ADDRESS OUT	J6-13	12	Jl	ø <sub>2</sub>	Ø, CLOCK (alternate clock)	J4-15
17	J2	A <sub>5</sub>	LOW ORDER ADDRESS OUT	J6-14	75	J1	5YNC	SYNC OUT	J4-10
32	J2	A <sub>6</sub>	LOW ORDER ADDRESS OUT	J6-15	30	J1	READY	READY IN	
48	J2	A <sub>7</sub>	LOW ORDER ADDRESS OUT	J6-16	1	J1		PT INTERRUPT IN	TTY, SIG
68	J1	A.8	HIGH ORDER ADDRESS OUT	J6-1	8	J2		BLE ENABLE OF I/O DEVICE DECODER	J4-13
67	J1	8 A <sub>9</sub>	HIGH ORDER ADDRESS OUT	J6-2	79	J2	1/0 EMP	SYSTEM I/O CONTROL	J4-9
80	J1	A <sub>10</sub>	HIGH ORDER ADDRESS OUT	J6-3		J2 J2	IN	SYSTEM INPUT CONTROL	J4-12
56	J2		HIGH ORDER ADDRESS OUT	J6-4	77	J2 J1	N.O.		S12
		A <sub>11</sub>	HIGH ORDER ADDRESS OUT	J6-5	50			- INIBIAIOI -	S12 S12
76 71	J1	A12		J6-6	53	J1	N.C.	PUSH BUTTON SWITCH	1 -14
71	J1	A13	HIGH ORDER ADDRESS OUT	1	52	J2	۳ø	OUTPUT LATCH STROBE PORT Ø	
74	J1	°°¢	CYCLE CONTROL CODING	J6-7	71	J2	<sup>w</sup> 1	OUTPUT LATCH STROBE PORT 1	1
73	J1	cc1	CYCLE CONTROL CODING	J6-8	20	J2	w2	OUTPUT LATCH STROBE PORT 2	
61	31	Dø	RAM DATA IN Dg	J5-1	30	J2	w <sub>3</sub>	OUTPUT LATCH STROBE PORT 3	10.00
15	Jl	D1	RAM DATA IN D	J5-2	22	J1		LE INTERRUPT CYCLE INDICATOR	J12-16
56	J1	D <sub>2</sub>	RAM DATA IN D2	J5-3	32	Jl	T3 <sub>A</sub>	ANTICIPATED T <sub>3</sub> OUTPUT	
59	Jl	D <sub>3</sub>	RAM DATA IN D3	J5-4	35	J1 `	тзÃ	ANTICIPATED T OUTPUT	
58	J1	D <sub>4</sub>	RAM DATA IN DA	J5-5	11		•	•	1

.

## APPENDIX I. SIM8 HARDWARE ASSEMBLER

### **1.0 INTRODUCTION**

The SIM8 Hardware Assembler is a program which translates a symbolic assembly language into an octal representation of the SIM8 machine language. An auxilliary program then translates the octal object code into the "BNPF" format suitable for bootstrap loading or PROM programming. The program operates on the SIM8-01 micro computer system with an ASR 33 teletype and utilizes all memory of that system. The components included are the following:

V

8 PROMs (1702): A0840, A0841, ...., A0847 8 RAMs 1101): Last 256 bytes of assembler 24 RAMs (1101): Name table or object code

Upon purchase of the assembler the customer will receive the following:

8 PROMs (A0840-A0847) or 8 paper tapes 1 "SIM8 Hardware Assembler - page 8" paper tape (A0848) 1 "BNPF Tape Generator" (OCTAL) paper tape (A0849) 1 "BNPF Tape Generator" (SOURCE) paper tape (A0850) 1 "BNPF Tape Generator" Listing 1 SIM8 Hardware Assembler Listing 1 8008 Users Manual

A system block diagram is given in Figure 1.1.



Figure 1.1. SIM8 Hardware Assembler System Configuration

The assembler accepts the source text from the paper tape reader on the first of two passes and constructs a name table. On a second pass the assembler translates the source text using the previously determined name values, creates an octal object paper tape, and if directed, writes the object code into Read/Write memory.

The assembler's commands allow for TTY keyboard manipulation of R/W memory and execution of stored programs so that program debugging may be undertaken directly after assembly. If a "BNPF" tape is desired, an auxilliary "tape generator" program may be loaded and executed by the assembler.

### 2.0 DESCRIPTION

#### 2.1 Assembly Passes

During Pass 1 the assembler reads the paper tape, constructs a name table and generates a listing. The listing consists of a line by line copy of the source text with each line prompted by an assembly address. When the assembler detects a source termination the process is stopped and a symbol table listing all labeled lines is generated. At this point no diagnostics have been acted upon.

During pass 2 the assembler generates an object code by reading the source tape and interrogating the name table for all labeled addresses. The object code is written into pre-assigned R/W memory or onto paper tape at the operator's option. Diagnostics performed during pass 2 result in omission of the erroneous line and a printout signaling the error. Errors detected are given below:

#### **Detectable Errors**

- 1. Unrecognized mnemonics
- 2. Unidentified labels
- 3. Illegal restart instruction
- 4. Non numeric literals
- 5. Illegal I/O instruction formats

#### 2.2 Operating Procedures

In addition to being an assembler, this program offers some of the features of a teletype operating system. Its commands offer the operator a useful interactive mode. The commands "LOAD". "DUMP", and "BEGIN" allow the operator to read, write, and execute small programs directly from the keyboard.

The assembler requires a source text presented via a teletype reader. The first step of the assembly procedure is therefore the preparation of a punched paper tape version of the source text. (See Section 9 for details.) This is accomplished in an "off line" mode.

Before proceeding with the "on line" operations the hardware configuration must be correct. This requires a system equivalent with one exception to the SIM8-01 portion of the MP7-02/SIM8-01 PROM programming system described in the 8008 Users manual. The exception is the teletype connection. On the programming system the teletype transmit line drives both the interrupt line and the TTY buffer. The hardware assembler, however, must receive TTY data from the buffer only, so the interrupt must not be connected. A detailed description of the required connections for the Hardware Assembler is given in Section 10.

The assembler is a program which resides in nine 256 byte blocks or "pages" of memory. On the SIM8-01 eight pages are permanently stored in the "read only" section of its memory. The ninth page must be reloaded into R/W memory at each "power on" and becomes the second step in the operating procedure. To accomplish this, the paper tape containing the octal version of "SIM8 Hardware Assembler - Page 8" is placed in the reader. If the "interrupt" input is stimulated, the assembler will bootstrap its 9th page into the R/W memory.

The assembler is now ready to execute commands.

The third step of the procedure is pass 1 of the assembly. To accomplish this the source tape is placed into the reader and the command below is typed.

#### ASSEMBLE: 032: 000:

The numeric values select the memory origin point for the assembly. When the reader is placed in the "start" mode the assembler will read the tape, generate a listing, and assemble a name table.

The fourth step is pass 2 during which the assembler rereads the source tape and compiles the object code. Line addresses and an octal representation of the object code is printed on the TTY and, if desired, simultaneously loaded into memory. Pass 2 may be initiated by typing "LOAD:" or "LIST:". "LOAD" will result in loading of memory and "LIST" will not. If the paper tape punch is enabled, an octal tape of the object code is created. Diagnostics are performed by the assembler during this pass and errors are flagged by a "?".

At this point the errors have been flagged and an edit of the source tape may proceed. If the program has been loaded into memory interactive editing is possible. This procedure is continued until the assembly is correct.

If the "BNPF" formatted object tape is required, an auxilliary program must be loaded into memory and executed. The "LOAD:" command is used to load the program "BNPF Tape Generator" into memory. The octal tape (256 character maximum) is then loaded into another area of the memory with a second "LOAD:" command. The tape generator program is executed by asserting the command "BEGIN:". The tape generator program accepts a three digit octal value terminated by a colon as a start address and begins to translate the memory contents into the "BNPF" format. A printout and a paper tape will be generated. Sample listings generated during each step described above are given in Figures 2.1, 2.2, 2.3, 2.4, and 2.5. Another example with a step-by-step procedure is given in Section 9. ASTST

LCM JMP ASTST

LAB

Е	Ν	D	

Figure 2.	1. Listing of	Source T	ape		. *	
KEYBOARD ASS	EMBLE: 03	2: 000:			<u> </u>	
032 PASS 1 - 032	2 000 AST 2 001 2 002 2 004	ST LAB LCM JMP END	ASTST			
		00			•	
KEYBOARD> LIS	ST:					
PASS 2	AD: 032:	000:				
Octal Object 2 032 Code	2 000 301:	327:	104:	032:	000:	-

Figure 2.2. Assembly Listing

KEYBOARD -	→ LOAD: 0	13: 000:							
 Таре	013 000	106: 326:	000:	106:	237:	000:	354:	066:	
 Generator	013 150	153: 007:	050:	357:	361:	007:			

Figure 2.3. Load of Tape Generator

KEYBOARD -> LOAD: 012: 000:								
	Octal Object Code	-[ 032 000	301:	327:	104:	032:	000:	•••

#### Figure 2.4. Loading of Octal Object Code

KEYBOARD -	- BEGIN	I: 013: 000:	
	012:		
"BNPF" Object Code	000 001 002 003 004	BPPNNNNPF • • BNPNPNNPPF	

Figure 2.5. Execution of Tape Generator

### 2.3 Assembly Language

The assembler operates with the 64 character subset of ASCII generated by the ASR-33 teletype with the commercial at sign, @, given special significance and control characters, carriage return, and linefeed. Instruction source fields utilize a subset of the above including numerics, upper case alphabetics, the colon, quote sign, commercial at, and the control characters.

The MCS-8 instruction mnemonics as described in the MCS-8 manual and pocket guide are recognized by the assembler. The instructions set is augmented by three pseudo operators, "PAM", "ADR" and "LOC" which simplify the assembly process.

Symbolic addressing and selection of constants are provided by the definition of labels and use of the pseudo operators. A comment field is also provided.

#### 3.0 ASSEMBLER COMMANDS

Five commands are used to direct the assembler which provide for teletype/memory interaction, assembly, and execution of loaded programs. They are defined as follows:

LOAD: The LOAD command is used to store keyboard or paper tape entries into consecutive locations beginning with an address specified by an address modifier. The modifier consists of 2 three digit octal numbers each terminated by a colon. The first defines a page address (see memory organization - section 5.0) and the second defines the character address.

The format, described below, requires that leading zeroes be typed. Note that the character address has the range 000 to  $377_8 = 256_{10}$ . LOAD: 011: 008:

Characters of the input tape must be 3 digit octal with leading zeroes, terminated with a colon. During an assembly the LOAD command may be used without a modifier to initiate pass 2. The source tape is then loaded and the object code is printed on the teletype printer and stored into memory as well.

**DUMP:** The DUMP command is used to display memory contents on the teletype printer. The command requires two address modifier pairs similar to that described for the LOAD command. The first pair is the address of the last content to be printed and the second pair is the first. The format is as follows:

The printout is 3 digit octal with 8 characters per line. Each line is prompted by a 6 digit octal memory address.

**ASSEMBLE:** The assemble command initiates pass 1 of the assembly. It is associated with an address modifier which establishes the origin of the program to be assembled. This address need not be related to the usable memory of the SIM8-01 card performing the assembly. The format of the command is described below:

**LIST:** The LIST command is recognized only during an assembly. It will initiate pass 2 in such a way that the source tape is loaded and the object code printed but not stored in memory. The LIST command does not require an address modifier. Its format is simply:

### LIST:

**BEGIN:** The BEGIN command will initiate execution of a program located at the address specified by its address modifier. If an RST $\phi$  instruction is hardwired into the interrupt input port, assembler control may be recovered by generating an external interrupt. It should be noted that the ninth page of memory is not protected, hence care in execution of a secondary program is warranted. The format of the instruction is as follows:

	Address	Modifier
BEGIN:	032:	,000:
	Page	Char.

#### 4.0 NUMBER SYSTEM

All numbers used by the assembler are in three digit octal form and require leading zeroes to be typed.

#### 5.0 MEMORY ORGANIZATION

Interaction with memory requires an understanding of its utilization by the assembler. The memory consists of 3000 8 bit bytes each directly addressable by the CPU. It is organized in blocks of 256 bytes called pages as shown in Figure 5.1. Addresses are specified by 2 three digit octal numbers each terminated by colon. The first number presented to the assembler is interpreted as a page designator and the second as a character designator.



Figure 5.1 Memory Map

The assembler resides in the first 9 pages of memory. Two bytes of the 10th page are also dedicated. The first 8 pages, number 0 through 7, are preprogrammed read only memories and the 9th resides in read write memory, page 8. The last page is volatile and must be reloaded if power is removed. The memory is unprotected so care must be exercised in selection of the assembly origin if the object code is to be stored in memory.

The name table created during pass 1 begins at location 011: 020: and displaces 8 contiguous locations for each entry. The usable R/W memory for loading of object code in pass 2 diminishes as the table develops. The maximum number of names allowed is 94.

#### 6.0 FORMAT

The assembler is a line-statement, fixed format assembler. Each field of the source statement is defined by its position in the line. If the positional format is violated the assembler will reject the statement. The format, depicted in Figure 6.1, provides fields for a 6 character label, a 3 character instruction, a 6 character operand, and variable length comment. The line is terminated by a carriage return followed by a linefeed but may be entirely cancelled by a commercial at sign, @.

Detailed descriptions of the fields are provided in the following sections.



Figure 6.1 Source Line Statement Format

#### 6.1 Labels

Any line of the assembly may be assigned a label by placing a one to six character name into the label field. The label field is the first six positions of each line. If no label is to be assigned to the line, the field must be filled with spaces. Each entry into a label field must satisfy the following requirements.

1. The name must be left justified in the field.

- 2. The name can contain any character except the commercial at sign, @.
- 3. All unused positions in the field must be filled with spaces.
- 4. The name must appear exactly once in a label field of the source text.
- 5. The total number of names for a single assembly cannot exceed 94.

#### 6.2 Instruction Mnemonics

All mnemonics defined in the MCS-8 Users Manual and pocket guide are recognized by the assembler. A concise description of each is provided in Appendix A. The reader is referred to the Users Manual for detailed information.

Further explanation and qualifications related to some of the instructions is given below.

JUMP and CALL: The operand field of a JUMP or CALL instruction can contain either a name or an address. If a name is used, it must be defined at some point in the source input or an error message will result. If an address is used, the assembler expects the first three digits to be the octal value of the page address and the second three to be the value of the character address. Examples of the two forms are given below:



**RESTART:** The assembler operates on the operand field of a RESTART instruction in the same manner as on the operand field of a JUMP or CALL instruction. Its assembled value, however, must be consistent with the 6 bit "AAA 000" format utilized by the processor. If not, an error indication will result.

**IMMEDIATES:** All Immediate instructions such as LAI can have an operand field occupied by a three digit octal number (left justified within field) or a character surrounded by double quote marks. (See section 6.3) If an octal number is found, it will be assembled directly as the immediate value. If a quote mark is found in the first position of the field, the ASCII equivalent of the character in the second position will be used as the operand value. If the first character of the operand field is neither a number or double quote mark, an error message will result. Examples of the formats are given below:

LEFT JUSTIFIED NUMERIC

## 

# 

QUOTE MARK IN

IMMEDIATE VALUE IS AN ASCII A = 11000001 **INPUT:** The INPUT instruction may have either a name or an octal digit with two leading zeroes. The three digit numeric value is of the form "00X" where X can vary from zero to seven. The formats are as follows:

## 

CONSTANTS

The name must assemble to a value between 0 and 7, and numerics must be within the specified range or an error flag will result.

**OUTPUT:** The OUTPUT instruction format is similar to the INPUT instruction but range of operand values is larger. Numeric operands may assume values from octal 010 to octal 037. The leading zero is required. Names must assemble to values within the specified range or an error flag will result. Examples of the formats are given below:

## 

	$/ \mathbb{N}$
/	
CONSTÁNT	- MAXIMUM
	VALUE

**HALT**: The HALT instruction may be used as a pseudo operator. If the operand field is blank, it will assemble to its normal value of 000. If a non-zero value is placed into the first three digits of the operand field, that value will be assigned. If a quote mark is found in the first position of the operand field, the ASCII value of the digit in the second position will be assigned.

#### 6.3 Pseudo Operators

Four additional instructions are provided to simplify the assembly process. These instructions are "pseudo operators" because they are not included in the MCS-8 instruction set. These instructions provide for name address assignment, memory block address assignment, a double register load for the H and L registers (see 8008 Manual), and termination of each pass of the assembly.

Detailed descriptions of these instructions are provided below:

**PAM:** The instruction "PAM" will assemble as two instructions, "LHI" followed by an "LLI". Its operand field will be interpreted as two 3 digit octal values. The first and second values specify the LHI and LLI operand fields, respectively. The values may be numeric or named, but must meet the format requirements of the JMP or CALL instructions. The realizable range of the first is octal 000 to 077 and 000 to 377 for the second. An example is given below:

SOURCE STATEMENT

EQUIVALENT SOURCE STATEMENT

**ADR:** The instruction "ADR" is non-executable and may appear anywhere in a program except the first instruction. The address specified in the operand field will be assigned to the name specified in the instruction. With this instruction, names may be assigned to external subroutines and I/O units. An example is given below:



LOC: The instruction "LOC" is nonexecutable and must only appear after the last executable instruction. It is used to reserve blocks of memory locations directly after the assembled programs and to assign a name to the first location. The name field should contain the desired name and the operand field should contain two three-digit octal numbers to indicate the length of the array. The form of the number is the same as that used to indicate an address. For example, the number 001000 would reserve 256 locations and the number 000377 would reserve 255 locations.

END: If the instruction END is encountered by the assembler it will terminate the current pass in process.

**HALT:** If the operand value of a HLT instruction is non-zero it is treated as a pseudo operator. Section 6.2 provides a detailed description.

#### 7.0 ERROR FLAGS

Diagnostics performed in pass 1 and pass 2 may result in error flags during pass 2. If an error is detected, the invalid source entry followed by a question mark is printed. If the error exists in the operand field but not in the instruction field, the object code for the instruction will be printed and punched. The assembly must therefore be repeated after source text corrections are made.

The conditions that result in error flags are described below:

#### INVALID MNEMONICS

Every mnemonic field must contain three letters which can be exactly identified as an instruction; otherwise, it will be rejected as an error.

#### UNDEFINED NAMES

If a referenced name is not found an error message will result.

#### **INVALID RESTART ADDRESS**

The RESTART instruction operates on the operand in the same manner as the JUMP and CALL instruction, except that it requires that the resulting address be one of the valid restart locations. If this is not true, an error message will result. **INVALID OPERAND FIELD FOR IMMEDIATES** 

For immediate instructions, the first character of the operand field must be a number or a quote mark.

#### INVALID OPERAND FIELD FOR JUMP AND CALL INSTRUCTIONS

Operand fields for JUMP and CALL instructions must be a valid name or an octal number.

#### **INVALID OPERAND FIELDS FOR INPUT/OUTPUT INSTRUCTIONS**

Section 6.2 defines valid operands fields for the input and output instructions. If those definitions are violated in the source text, error flags will result.

#### 8.0 OUTPUT TAPE

The assembler generates an octal output tape representation of the object code. Each byte is represented by three digits terminated with a colon (see Section 9). Lines of 8 bytes are prefixed by the address of the first byte. The address is not terminated by a colon and will therefore not be accepted by the assembler "LOAD" instruction.

The octal listing is compact and intended for editing operations. To perform standard Intel programming functions, a "BNPF" formatted tape version of the octal tape must be prepared. To accomplish this, a "BNPF Tape Generator" program supplied by Intel, and a page of the octal object code is loaded into memory. The BEGIN instruction is then used to execute the "Tape Generator" program which reads 256 bytes of memory, translates them to a "BNPF" format, and transmits them to the teletype for printing and punching.

As an option a "BNPF Tape Generator" source tape is provided so that the customer may assemble the auxilliary program with an origin of his choosing. Section 11 provides a detailed, step-by-step description.

A detailed description of the procedure and tape outputs is provided in Section 9.

#### 9.0 SAMPLE ASSEMBLY WITH A STEP-BY-STEP PROCEDURE

The sample program used in this description is not executable, but includes every instruction, several register pair selections, erroneous instructions, and the pseudo operators.

### STEP 1. PREPARE SOURCE TEXT

The first step, after handwriting of the program, in symbolic language, is to create a punched paper tape and print out on an ASR 33 teletype. The result of this transcription applied to the sample program is shown in Figure 9.1.

The procedure for creating the source tape is given below:

- 1. The TTY was placed in the "offline" mode.
- 2. The paper tape punch control was placed in an "on" condition.
- 3. Handwritten data was keyed into the teletype keyboard.

Some typographical errors were edited by using the TTY's backspace punch control and rubout character. The rubout is an all "1"s character which effectively deletes any character over which it is superimposed. The procedure is as follows:

- 1. Determine the number of backspaces required to return the punch to the erroneous character.
- 2. Depress the paper tape punch backspace control until the erroneous character is reached.
- 3. Enter a "rubout" from the keyboard. If a new character must be inserted, the previous character and the remaining line or lines must be deleted with rubouts.
- 4. Enter the desired character and remaining lines.

The assembler's recognition of a commercial at sign, @, may be used as an editing feature since it will effectively delete the line from the assembly process.

Some comments regarding the format are given below.

- 1. The first line of the source listing must be named.
- 2. Strict adherence to the positional nature of the format is essential.
- 3. The source listing is terminated by the pseudo operator END.

#### STEP 2. PREPARE SIM8-01

Step 2 of the procedure is the preparation of the SIM8-01. This requires loading of the assembler ROMs, presetting the interrupt instruction, and bootstrap loading of the last page of the assembler into R/W memory. The procedure is as follows:

- 1. Wire SIM8-01 connections in accordance with 8008 Users Manual description of MP7-03/SIM8-01 PROM Programming Systems with exceptions cited in Appendix C of this note.
- 2. Hardwire or select by switch a RESTART instruction (00000101) at the interrupt port (see 8008 Users Manual).
- 3. Install 8 1702 PROMs, A0840 to A0847, into the SIM8-01.
- 4. Connect a teletype and power supplies to the SIM8-01 as described in the section VII of the 8008 Users Manual.
- 5. Place the teletype in the "ON-LINE" mode and set the reader to "FREE".
- 6. Place the paper tape "SIM8 Hardware Assembler page 8 for 1101 RAM" (A0848) in the reader.
- 7. Depress the interrupt switch.
- 8. Place the reader in the start mode.

Approximately 256 locations will be loaded into RAM starting at location 010: 000: At completion of load the assembler is ready to receive commands. Note that its readiness to accept a command *is not* prompted by a special character such as carriage return.

#### STEP 3. COMPLETE PASS 1

With the reader placed in a "free" or "off" mode the source paper tape is placed into the reader. The assembler command and an origin for the program is then input from the keyboard. The command is shown below:

# ASSEMBLE: 032: 000: SIGNIFIES SPACE ORIGIN



Figure 9.1 Source Listing

65

LINE ADDRESSES	239 555 ×5**	1 1 4 9	KEYBOARD INPUT	
ASSIGNED BY	- 032 300 ASTS 032 001	LAS LCM	- RETBOARD INFOT	
	032 0 <b>82</b>	LND		
ASSEMBLER	032 083	LEI 123		
	832 885 832 887	LNI "." INH		
	032 014	DCL		
	932 011	ADA		
	032 015	ACB		
	032 013	SUC		
	032 014 032 015	SBD NDE		
	032 015	X9H		
	032 017	ORL		
	832 828	CPM		
	Ø32 Ø21	ADI "A"		
	932 923 932 925	ACI "B" Sui "C"		
	032 027	581 "D"		
	032 031	NDI "E"		
	032 033	XBI "F"		
1	032 035	ORI "G"		
	832 837 832 841	CPI "H" RLC		
	032 042	RRC		
	032 043	RAL		
	832 844	RAR		
	032 045 JMP	JMP 020000		
	032 050	JFC JMP		
	032 053 032 056	JFZ JMP JFS JMP		
	932 961	JFP JMP		
	032 064	JTC JMP		
	832 867	JTZ JMP		
•	032 072	JTS JMP		
	032 075 032 189 Cal	JTP JMP Cal Cal		
	632 103 CAL	CFC CAL		
	032 106	CFZ CAL		
	032 111	CFS CAL		
	032 114	CFP CAL		
	832 117 639 129	CTC CAL	•	
	<b>6</b> 32 122 032 125	CTZ CAL CTS CAL		
	032 138	CTP 918918		
	032 133	RET		
	832 134	RTC		
	<b>8</b> 32 135 <b>8</b> 32 136	RT2 975		
	#32 136 #32 137	RTS RTP		
	832 L44	RFC		
	Ø32 L41	RFZ		
	032 142	9F5		
*	732 L <b>43</b>	RFP		
	<b>9</b> 32 144 732 145	RST 400378 RST TTYOT		
		ADR 000060		
	032 146	INP 003		·
	Ø32 L47	INP TYIN	, ,	
	032 154	OUT 033		
ý.	032 151	OUT TYOT		
	032 152 039 153	HLT 123		
	Ø32 153 Ø32 154	HLT "A"		
	032 155	PAN TSTAY		
	832 161	PAM 920123		
	832 165 THE			
		FOLLOWING INSTRUCTIONS / INA	NE IN BRHUH W	
	932 L65 932 L66	INA INM		
	032 167	DCA	· · · · · ·	
	032 170	DCM		
	032 171	LAI		
	032 173	JMP ASTSY		
	032 176 639 971	CAL BES TYOT		
	032 291 732 202	RES TYOT Res 000001		
	032 203	LFM		
	032 204	CAL CAL		
	832 287	ADI "A"		
	632 211 THE	OLLOWING INSTRUCTIONS A	RE NONEXECUTARLE	
		LOC 000001		
		LOC 351356		
		LOC 999991		
	033 213 TYIN	ADR 683888		* · · · ·
		ADR 033000		
	<b>Ø</b> 33 213	END		
	ASTST 032 000	<b>)</b>		
	JMP 032 045	1		
	CAL 032 190 Tiyot 009 060	1		
	TSTLC 932 211	SYMBOL TABLE		
	TSTAY 032 212			
	ENDLC 933 212 Tyin 993 999	l		

## Figure 9.2 Pass 1 Listing

The origin may assume any octal value from 000: 000: to 777: 777: without consequence if a load command is not used to enter pass 2. If a load command is used to start pass 2, the object code will be loaded into memory beginning at the specified origin. If this is done the operator must be sure that page 9 and the name table created during pass 1 are not affected. (See Figure 1.) As an example, if 30 names are used, only 512 object code locations remain available (012: 000: to 013: 377:). An example of the listing generated during pass 1 is given in Figure 9.2. The example is a test program which includes all instructions, pseudo ops, and some erroneous instructions. The assembler reads the source tape, prompts all assembly lines, ignores comments, and generates a symbol table. The completion of pass1 is evidenced by the completion of the symbol table.

#### STEP 4. COMPLETE PASS 2

Pass 2 requires a reread of the source paper tape so it must be repositioned with the reader in a "STOP" or "FREE" mode. A "LOAD" or a "LIST" command is used to initiate pass 2 of the assembly. The load command will cause the object code to be loaded into memory during pass 2. A list command will not affect memory. When the load instruction is used the object code must not overlap dedicated memory. (See Figure 5.1.) The commands are entered from the keyboard as follows:

#### LOAD: or LIST:

A listing generated during pass 2 is shown in Figure 9.3. If the paper tape punch is turned on when the "LOAD:" or "LIST:" command is typed, an octal version of the object code is generated.



Figure 9.3 Pass 2 Listing

### STEP 5. EDIT AND REASSEMBLE

If errors occur during the assembly, the source text should be edited and the assembly process repeated. If no assembly errors occur, the user may elect to load the program into memory, assert the "BEGIN" command, and execute the program. Caution is warranted in this case because the load of the program or its execution may alter the name table or the 9th page of the assembler. An example of the load and execute is provided in the next section ("BNPF" tape generation).

#### STEP 6. CREATE A "BNPF" PROGRAMMING TAPE

The octal object tape of the assembler is not suitable for PROM programming or bootstrap loading so the next step is the conversion of the octal tape into a "BNPF" formatted tape.

In summary, this requires the following:

- 1. Loading of a "BNPF Tape Generator" program (Tape A0849) into R/W memory.
- 2. Loading a block of 256 bytes of memory with octal object code.
- 3. Executing the "BNPF Tape Generator" program which creates the desired output tape.
- A detailed description is provided below:

The "BNPF Tape Generator" program reads 256 memory locations, translates them, and sends them to the TTY. If the punch is on, a "BNPF" tape will be generated. The RAM must therefore be loaded with the octal data that must be translated. The load command; LOAD: 012: 000: was used to load the test tape into locations 012: 000: to 012: 157: as shown in Figure 9.4. Note that the load instruction does not prefix the data. Also, RAM overlap onto "BNPF" at 013: 000: and page 8 at 010: 000: must be avoided by proper addressing. With object code loaded a translation may now be accomplished. The begin instruction is used to jump to the "BNPF" program loaded at 013: 000:. The punch is turned on and 256 lines of "BNPF" tape are generated. The command; BEGIN: 013: 000: was used as shown in Figure 9.5. Long tapes must be processed in blocks of 256 eight bit codes.








#### **10.0 HARDWARE CONFIGURATION DETAILS**

The basic wiring required for the assembler is shown in Figure 10-1. This is compatible with the PROM programming system with two exceptions:

- 1. The auxilliary interrupt input (J1-1) is not used by the assembler and must be grounded. The PROM Programming System software utilizes this input to initiate a teletype receive sequence. A switched selection is recommended.
- 2. The interrupt instruction port can be permanently wired as an RST instruction for the assembler but must be selectable for the Bootstrap Loader program. To satisfy both, it is recommended that switches be used to drive inputs J1-7, 9, 18, 20, 24, 27, 38 and 40 between ground and +5V.



Figure 10.1. SIM8-01 Minimum Configuration Requirement

#### 11.0 ASSEMBLY OF "BNPF TAPE GENERATOR"

The tape "BNPF Tape Generator" (source), tape A0850, may be used to relocate the "BNPF Tape Generator" object code. The object code, A0849, provided has origin 013: 000: and may be changed if desired.

The assembly process described in Section 9 is applied to the source tape A0850. At Step 3 (Section 9) of the assembly, the origin is changed to the value desired. When Steps 4 and 5 are completed, an object code for the relocated tape generator is created. The object tape may then be loaded at the new location using the "LOAD" command and executed using the "BEGIN" command. (See Step 6 of Section 9).

## APPENDIX II. MCS-8 SOFTWARE PACKAGE – ASSEMBLER

#### A. Assembler Specification

#### **1.0 GENERAL DESCRIPTION**

The 8008 Assembler generates object programs from symbolic assembly language instructions. Programs are written in the assembly language using mnemonic symbols both for 8008 instruction and for special assembler operations. Symbolic addresses can be used in the source program; however, the assembled program will use absolute addresses.

The Assembler is designed to operate from a time shared terminal with input by paper tape or directly from the terminal keyboard. The assembled program is punched out at the terminal in BNPF format paper tape.

This routine is written in FORTRAN IV. It may be procured from Intel on magnetic tape. Alternatively, designers may contact several nationwide timesharing services for access to the programs.

The program specifications are presented first and are followed by a user's guide for some of the timesharing services.

#### 1.1 Assembler Use and Operation

Source programs are written in assembly language and edited prior to assembling, using the time sharing EDITOR program. Edited programs can then be assembled. The Assembler processes the source program in two passes.

The Assembler generates a symbol table from the source statement names in the first pass and checks for errors.

In the second pass the Assembler uses the symbol table and the source program to generate both a program listing and an absolute binary program. Error conditions are indicated in the program listing.

#### 1.2 Symbol Usage

Symbols can represent specific addresses in memory for data and program words, or can be defined as constants. Symbols are used as labels for locations in the program or as data storage area labels or as constants.

Expressions can be formed from a symbol combined by plus or minus operators with other symbols or numbers to indicate a location other than that named by the symbol. Every symbol appearing as part of an operand must also appear as a statement label or else it is not defined and will be treated as an error. Symbols that are used as labels for two or more statements are also in error.

#### 1.3 Absolute Addressing

Object programs use all absolute addresses. The starting address is specified by a pseudo instruction at the beginning of the source program. All subroutines referenced by symbol in the main program must be assembled as part of the main program. Subroutines not assembled with the main program must be referenced by their starting addresses.

#### 1.4 Program Addresses

Consecutive memory addresses are generated by the Assembler program counter and assigned to each source statement. Two byte source statements are assigned two consecutive addresses and three byte source statements are assigned three consecutive addresses.

The starting address is set by an ORG pseudo instruction at the beginning of the source program.

#### 1.5 Output Options

The Assembler output is stored in files and can be read out in several forms under control of the time sharing EXECUTIVE. Some of the options available are:

a. binary paper tape at the terminal;

b. card output at computer center;

- c. program listing at the terminal;
- d. program listing at the computer center;

e. symbol table listing at the terminal;

f. symbol table listing at the computer center.

#### 2.0 INSTRUCTION FORMAT

The Intel Assembly program consists of a sequence of symbolic statements. Each source language statement contains a maximum of four fields in the following order:

location field; operation field; operand field; comment field.

The format is essentially free field. Fields are delimited by one or more blanks. Blanks are interpreted as field separators in all cases, except in the comments field or in a literal character string.

Each statement is terminated by an end of statement mark. On punched paper tape a carriage return and a line feed punch terminates a statement.

The maximum length of any statement is 80 characters, not including the end of statement mark. The instruction must end prior to character 48 but the comments may extend to column 80.

#### 2.1 Symbols

Symbols are used in the location field and in the operand field. A symbol is a sequence of one to six characters representing a value. The first character of any symbol must be an alphabetic. Symbols are comprised of the characters A through Z, and zero through nine.

The value of a symbol is determined by its use. In the location field of a machine instruction or a data definition, the value assigned to the symbol is the current value of the program counter. In the location field of an EQU pseudo instruction, the value of the operand field is assigned to the symbol.

An asterisk is a special purpose symbol. It represents the location of the first byte of the current instruction. Thus if an operand contains \*-1, then the value calculated by the Assembler is one less than the location of the first byte of the current instruction.

Examples of legal symbols:

MAT START2 MIKE Z148 TED24 RONA3Z

#### 2.2 Numeric Constants

Two types of numeric constants are recognized by the Assembler: decimal and octal. A decimal number is represented by one to five digits (0-9) within the range of 0 to 16383. An octal number contains from one to five digits (0-7) followed by the letter B. The range of octal numbers is 0 to 37777B.

Numeric constants can be positive or negative. Positive constants are preceded by a plus sign or no sign. Negative constants are preceded by a minus sign. There can be no blanks between the sign and the digits. If a minus sign precedes the number, then the complement of the binary equivalent is used.

#### 2.3 Expressions

Expressions may occur in the operand field. The Assembler evaluates the expression from left to right and produces an absolute value for the object code. There can be symbols and numbers in expressions separated by arithmetic operators + and – Octal decimal numbers are acceptable. No embedded blanks are allowed within expressions.

Parentheses are not permitted in an expression. Thus terms cannot be grouped as in the expression Z-(4+T). That expression must be written as Z-4-T to be acceptable to the Assembler.

### 2.4 Location Field

The location field of a statement contains a symbol when needed as a reference by other statements. If a statement is not referenced explicitly, then the location field may be blank.

The symbol must start in column 1 of the statement. That is, if a symbol is required it must be punched immediately following the end of statement mark of the preceding statement. The Assembler therefore assumes that if column 1 is blank, the location field of that statement does not contain a symbol.

Column 1 of the location field can also indicate that the entire line is a comment. If an asterisk occurs in column 1, then positions 2 through 80 contain remarks about the program. These remarks have no effect on the assembled program but do appear in the output listing.

#### 2.5 Operation Field

The operation field must be present and is represented by a mnemonic code. The code describes a machine operation or an Assembler operation.

The operation code follows the location field and is separated by one or more blanks from the location field. The operation field is terminated by a blank or an end of statement mark when there is no operand field and no comment field.

Examples of machine operations:

LAB Load Register A with the contents of Register B

CPM Compare contents of A register with contents of memory location m.

Example of Assembler operation:

ORG Set program counter to specified origin

#### 2.6 Operand Field

The contents and significance of the operand field are dictated by the operation code. The operand field can contain the following:

blank symbol numeric expression data list

The operand field follows the operation code and is separated from that code by one or more blanks. The operand is terminated by a blank or an end of statement mark if no comments follow the operand.

Examples of operands:

DANI	MIKE2-MIKE4 +
143B	773B + X2
1869	*-1
RON+33B	AA44-22B
(blank)	

1

#### 2.7 Comment Field

The comment field is optional. It follows the operand field and is separated from that field by at least one blank. If there is no operand field for a given operation code, then the comment field follows the operation field. Once again at least one blank separates the operation code and the comments. Comments must terminate on or before the 80th character position. If the comment extends beyond that position, it will be truncated on the output listing. Comments up to the 48th character position are printed along with the source code. If comments are in positions 49 through 80, then they are printed on the next line.

#### 3.0 MACHINE OPERATION

Each instruction in the 8008 repertoire can be represented by a three letter mnemonic in the 8008 assembly language. For each source statement in the assembly language (except for some pseudo instructions), the Assembler will generate one or more bytes of object code. Source language statements use the following notation:

- Label Optional statement label;
- Operand One of the following:

data	<ul> <li>A number, symbol</li> </ul>	or expression used t	o generate the second	l byte of an im	mediate instruction.

- address A number, symbol or expression used to generate the second and third bytes of a call or jump instruction.
- device A number, symbol or expression used to define input/output instructions to select specific devices.
- start A number, symbol or expression used to define a starting address after a restart instruction.
- Comment Optional comment.

Examples:

( ) - Information enclosed in brackets is optional.

#### 3.1 Move Statements - - 1 byte, or 2 bytes when operand is used.

Move instructions replace the contents of memory or of the A, B, C, D, E, H and L Registers with the contents of one of the Registers A, B, C, D, E, H or L or with the contents of the memory location specified by H and L or with an operand from the second byte of the instruction. In what follows,  $r_1$  can represent A, B, C, D, E, H, L, or M.  $r_2$  can represent A, B, C, D, E, H, L, M or I. If  $r_1$ = M, the contents of memory are replaced by the contents of  $r_2$ . If  $r_2$  = M, the contents of  $r_1$  are replaced by the operand from the second byte of the instruction.

(Label)	Lr <sub>1</sub> r <sub>2</sub>	data	(Comment)
Move	r <sub>2</sub> to r <sub>1</sub> .		
		· 1 · · · · · · · · · · · · · · · · · ·	
Label	LEH	1	Comment
Move	H to E.		
Label	LAM	1.	Comment
Load	A from m	emory.	

Label	LMB	Comment

Move B to memory.

Label | LCI | 062B | Comment

Load octal 062 into C.

Label LMI 135B Comment

Load octal 135 into memory.

The contents of the sending location are unchanged after each move. An operand is required if and only if  $r_2=1$ .

3.2 Arithmetic and Logical Operation Statements - - 1 byte, or 2 bytes when operand is used.

These instructions perform arithmetic or logical operations between the contents of the A Register and the contents of one of the Registers B, C, D, E, H or L or the contents of a memory location specified by H and L or an operand. The result is placed in the A Register. In what follows, r may be B, C, D, E, H or L, M or I. If r = M, memory location is specified. If r = I, the operand from the second byte of the instruction is specified.

3.2.1	(Label)   ADr   data   (Comment)
	Add r to A.
3.2.2	(Label) ACr data (Comment)
	Add r to A with carry.
3.2.3	(Label) SUr data (Comment)
	Subtract r from A.
3.2.4	(Label) SBr data (Comment)
	Subtract r from A with borrow.
3.2.5	(Label) NDr data (Comment)
	Logical AND r with A.
3.2.6	(Label) XRr data (Comment)
	Exclusive OR r with A.
3.2.7	(Label)   ORr   data   (Comment)
	Inclusive OR r with A.
3.2.8	(Label) CPr data (Comment)
	Compare r with A.
Examples:	
4 a.	Label ADB Comment
	Add B to A.
	Label SUM Comment
	Subtract the contents of the memory location specified by H and L from A.
	Label CPI 024B Comment
	Compare octal 024 with A.
An operand is required i	if and only if $r = I$ .
3.3 Rotate Stateme	ents 1 byte
3.3.1	(Label) RLC (Comment)
	Rotate A one bit left.

3.3.2	(Label) RRC (Comment)	
	Rotate A one bit right.	
3.3.3	(Label) RAL (Comment)	,
а. С	Rotate A through the carry one bit left.	
3.3.4	(Label) RAR (Comment)	
	Rotate A through the carry one bit right.	
3.4 Call State	ents 3 bytes	
	used to enter subroutines. The second and third bytes of call instructions are generated from sour d are used to address the starting locations for the called subroutines. An operand is always requi	
3.4.1	(Label) CAL address (Comment)	
	Call subroutine unconditionally.	
3.4.2	(Label) CTC address (Comment)	
	Call subroutine if carry = 1.	
3.4.3	(Label)   CFC   address   (Comment)	
	Call subroutine if carry = 0	
3.4.4	(Label) CTZ address (Comment)	
	Call subroutine if accumulator = 0.	
3.4.5	(Label) CFZ address (Comment)	a.
	Call subroutine if accumulator $\neq 0$ .	
3.4.6	(Label) CTP address (Comment)	
	Call subroutine if accumulator parity is even.	
3.4.7	(Label) CFP address (Comment)	
	Call subroutine if accumulator parity is odd.	
3.4.8	(Label) CTS address (Comment)	
	Call subroutine if accumulator sign is minus.	
3.4.9	(Label) CFS address (Comment)	
	Call subroutine if accumulator sign is plus.	
At the conclusion	each subroutine, control returns to the address "Label + 3".	
3.5 Jump Sta	nents 3 bytes	

Jump instructions are used to alter the normal program sequence. The second and third bytes of jump instructions are generated from source program operands and are used as the address of the next instruction. An operand is always required.

3.5.1	(Label) JMP address (Comment)
•	Jump to address unconditionally.
3.5.2	(Label) JTC address (Comment)
	Jump to address if carry = 1.
3.5.3	(Label) JFC address (Comment)
	Jump to address if carry = 0.

75

3.5.4	(Label) JTZ address (Comment)
	Jump to address if accumulator = $0$ .
3.5.5	(Label) JFZ address (Comment)
	Jump to address if accumulator $\neq$ 0.
3.5.6	(Label)   JTP   address  (Comment)
	Jump to address if accumulator parity is even.
3.5.7	(Label) JFP address (Comment)
	Jump to address if accumulator parity is odd.
3.5.8	(Label) JTS address (Comment)
	Jump to address if accumulator sign is minus.
3.5.9	(Label)   JFS   address ((Comment)
	Jump to address if accumulator sign is plus.

## 3.6 Return Statements - - 1 byte

Return instructions are used at the end of subroutines to return control to the address following the call instruction that entered the subroutine. In what follows, assume a subroutine was called as shown:

	MAIN CAL SUBRTN Comment
3.6.1	(Label)   RET     (Comment)
	Return unconditionally to "MAIN + 3"
3.6.2	(Label) RTC (Comment)
	Return to "MAIN + 3" if carry = 1.
3.6.3	(Label) RFC (Comment)
	Return to "MAIN + 3" if carry = 0.
3.6.4	(Label) RTZ (Comment)
	Return to "MAIN + 3" if accumulator = 0.
3.6.5	(Label) RFZ (Comment)
	Return to "MAIN + 3" if accumulator $\neq$ 0.
3.6.6	(Label) RTP (Comment)
	Return to "MAIN + 3" if accumulator parity is even.
3.6.7	(Label   RFP     (Comment
	Return to "MAIN + 3" if accumulator parity is odd.
3.6.8	(Label) RTS (Comment)
	Return to "MAIN + 3" if accumulator sign is minus.
3.6.9	(Label)   RFS   (Comment)
	Return to "MAIN + 3" if accumulator sign is plus.

## 3.7 Input/Output Statements - - 1 byte

These instructions are used to input or output data, one byte at a time, between the A Register and the external device selected by the operand. An operand is always required.

3.7.1

3.7.2

(Label) I	NP	device	Т	(Comment)
Inputs on A Registe	•	data from	de	vice to the
(Label) (	DUT	device	T	(Comment)

Outputs one byte of data from the A Register to device.

The device operand must have a value between 0 and 7 for input instructions and between 10 and 37 octal for output instructions.

#### 3.8 Increment/Decrement Statements - - 1 byte

These instructions are used to increment by one or decrement by one any of the registers r. In what follows, r can represent B, C, D, E, H or L. Increment and decrement operations affect the accumulator conditions zero, parity and sign, but not carry.

3.8.1	(Label) INr	(Comment)
	Add 1 to r.	
3.8.2	(Label) DCr	(Comment)
	Subtract 1 from r	
Example:		
· · ·	Label INB	(Comment)
•	Add 1 to B.	

3.9 Halt Statement - - 1 byte

The halt instruction is used to stop the 8008 processor.

(Label) HLT (Comment)

#### 3.10 Restart Statement - - 1 byte

The restart instruction is used in conjunction with an interrupt signal to start the 8008 after a halt. The program counter is set to a starting address equal to the operand multiplied by octal 10. A start operand is required which may have a value from 0 to 7.

(Label) RST start (Comment)

#### 3.11 Load Address Statement - - 4 bytes

This instruction is used to load H and L with a memory address and is simply an assembly language convention equivalent to the two separate instructions LHI and LLI. An operand is required.

(Label) SHL address (Comment)

#### 4.0 PSEUDO INSTRUCTIONS

The purpose of pseudo instructions is to direct the Assembler, to define constants used by the object code, and define values required by the Assembler. The following is a list of pseudo operations.

- ASB Define paper tape output
- ORG Define origin of program
- EQU Define symbol value for Assembler
- DEF Define constants for object code
- DAD Define two byte address

#### 4.1 Program Origin

The program origin can be defined by the user by an ORG pseudo operation. If no ORG statement is defined, the origin is assumed to be zero. The origin can be redefined whenever necessary by including an ORG statement prior to the section of code which starts at a specific program location.

The format of the ORG statement is:

ORG n (Comment)

The operand n can be a number symbol, or an expression. If a symbol is used it must be predefined in the code. Example of the ORG statement:

	LAB		Instruction starts in LOC 0000
	LCD		
	•		
	•		
	•	1	
	ORG	1000B	
SAM	LCD		Instruction stored in LOC 1000
	•		
	•		
	•		
	ORG	5000B	
SALLY	DEF	1, 4, 777B, 7000B	Data starts in LOC 5000
	END		
1.1			•

#### 4.2 Equate Symbol

A symbol can be given a value other than the one normally assigned by the program location counter by using the EQU pseudo operation. The symbol contained in the location field is given the value defined by the operand field.

The EQU statement does not produce a machine instruction or data word in the object code. It merely assigns a value to a symbol used in the source code.

Format of the EQU statement:

Symbol EQU | operand | (Comment)

The operand may contain a numeric, a symbol, or an expression. Symbols which appear in the operand must be previously defined in the source code.

All fields are required except for the comment field, which is always optional.

Example of EQU statements:

TELET	EQU	4
MAGT2	EQU	2
MAGT6	EQU	6
SAM	EQU	1000B
	INP	TELET
	LAB	
	CALL	SAM
	OUT	MAGT2

#### 4.3 Define Constant

Constant data values can be defined using the DEF pseudo statement. The data values are placed in sequential words in the object code. If a symbol appears in the location field, it is associated with the first data word. That symbol can be then used to reference the defined data.

Format of the DEF statement:

(Symbol) DEF data list (Comment)

The data list consists of one or more terms separated by commas. There can be no embedded blanks in the data list (except in a literal character string). The terms can be octal or decimal numerics, literal character strings, symbols or expressions.

A literal character string is enclosed in single quote marks ('). It can contain any ASCII characters, including blanks. The internal BCD 8 bit codes corresponding to the given characters are stored in sequential bytes, one character per byte.

Octal and decimal numbers are stored one per byte in binary.

Octal numbers must be in the range 0 to 377B:

Decimal numbers must be in the range 0 to 255.

Two's complements are stored for minus numbers.

The program counter is incremented by one for each numeric term in the data string and by n for each literal string of n characters.

Examples of data strings:

MESS1	DEF	'SYMBOL TABLE OVERFLOWED', Y-2, SUB2
MESS2	DEF	'LITERAL STRING 1', 'LITERAL STRING 2'
MASKS	DEF	77B, 177B, 130B, LABEL 3, X + 3 Required masks
	DEF	24, 133, 37B, 99, 232, 'ERROR' Required constants

#### 4.4 Define Address

Program addresses, defined by alphabetic symbols, are stored as data by the DAD pseudo operation. The 16 bit address is stored in sequential bytes; the first byte contains the 8 least significant bits and the second byte contains the 8 most significant bit of the address.

Format of the DAD statement:

(Symbol) DAD data list (Comment)

The data list consists of one or more symbols separated by commas. There can be no embedded blanks in the data list.

The program counter is incremented by two for each symbol in the data list.

Examples of DAD statements:

LINK	DAD	SUB1, SUB2, SU	IB3
ERRSUB	DAD	ERRORX	Print Errors
	DAD	SOCTAL, SPEC	M, SYMBOL, SEXPR, SLIT

#### 4.5 End of Source

The end of the source code statements is defined with the END pseudo statement. The END operation code generates no object code; it merely signals to the Assembler that there is no more source code.

Format of the END statement:

END (Comment)

Note that no symbol is allowed in the location field of the END statement.

#### 4.6 Assembler Paper Tape Output

The format of the paper tape output is defined by the ASB pseudo output. The operand specifies the format with the following mnemonic codes.

F1601–1601 format described in Intel Data Catalog.

F8008— F8008 Format (This logic is not included in the Assembler but the position of the code is described in the PAPER Subroutine.)

The entire 80 character statement is written on the paper tape file as the first record. It is used to describe the contents of the paper tape. If no ASB pseudo operation appears, then format F1601 is assumed and a string of asterisks appear on the paper tape file as the first record.

Examples of ASB statements:

ASB F1601 Keyboard Code ASB F1601 Data Transmission Code

#### 5.0 ERRORS

Various types of errors can be detected by the Assembler. Message is emitted following the statement which contains the error. The error messages and their meanings follow.

#### **\$ERROR\$ ILLEGAL CHARACTER X**

The special character X (such as , /., ) appears in the statement (not in the comment) or perhaps a required operand field is missing.

\$ERROR\$ MULTIPLY DEFINED SYMBOL XXXXXX The symbol XXXXXX has been defined more than one time.

The symbol XXXXXX has been defined more than one t

## \$ERROR\$ UNDEFINED SYMBOL XXXXXX

The symbol XXXXXX has been used but never defined.

**\$ERROR\$ ILLEGAL NUMERIC CONTAINS CHARACTER X** 

An octal number includes an illegal digit (such as 8 or 9) or the numeric contains non numeric characters.

#### \$ERROR\$ ILLEGAL OPCODE XXX

The operation code XXX is not one of the acceptable mnemonics.

#### **\$ERROR\$ MISSING OPERAND FIELD**

No operand found for an operation code which requires one.

#### \$ERROR\$ ILLEGAL VALUE = YYYYYY, MAXIMUM = XXXXXX

The numeric value of an octal or decimal number of an expression has overflowed its limit.

XXXXX=	377B	for 1 byte operands or data
XXXXXX=	37777B	for 2 byte operands
XXXXXX=	37B	for output device numbers
XXXXXX=	7	for input device numbers
YYYYYY=	given ope	rand value

#### \$ERROR\$ ILLEGAL SYMBOL

A location field contains a symbol that has more than six characters or that does not start with an alphabetic.

word

#### **\$ERROR\$ MISSING LABEL**

The label, which is required by the EQU pseudo operation, is missing.

\$ERROR\$ SYMBOL TABLE OVERFLOW, MAXIMUM = XXXXXX

Too many symbols in source program to fit into allocated symbol table.

#### **\$ERROR\$ LINE OVERFLOW, MAXIMUM = XXXX**

Input line exceeds 48 characters; or missing carriage return.

\$ERROR\$ ERRONEOUS LABEL

Opcodes END and ORG may not have a label.

#### \$ERROR\$ ILLEGAL ORIGIN XXXXXX is less than XXXXXX

Value of new origin is less than current program count.

#### **\$ERROR\$ ILLEGAL OPERAND**

DAD opcode requires symbolic operand

#### 6.0 SYSTEM OPERATION

Source programs may be entered directly from the terminal keyboard or through a paper tape reader into a file. The user can then edit the source program by calling the EDITOR routine. After editing, the user calls and runs the ASSEMBLER routine.

#### 6.1 Output Control

At the conclusion of the Assembly process, the user can request the following output:

Local binary object tape Remote binary object tape Local program listing Remote program listing Local source statement listing Remote source statement listing Local symbol table listing Remote symbol table listing Remote card object deck

## 6.2 Binary Output

The formatted object code is punched out on request in sequence on 8 level paper tape.

#### 6.3 Program Listing

The printout of the program listing will have the following format:

1-5	Location (octal) of first byte of object code	
6-7	Blank	
8-10	First byte object code word in octal	
11	Blank	
12-14	Second byte object code word in octal	
15	Blank	
16-18	Third byte object code word in octal	• .
19	Blank	
20-22	Fourth byte object code word in octal	
23-24	Blank	
25-72	First 48 characters of source statement	

### B. Tymshare User's Guide for Assembly

This section contains the operating procedure for the Tymshare PDP-10 version of the assembler. Information on manipulation and editing of files is contained in the TYMEX and EDITOR reference manuals distributed by Tymshare.

The assembly language is described in Section A of this appendix. In addition to the standard features, the Tymshare PDP-10 version of the assembler permits the use of tabs in place of blanks (outside ASCII string constants), simplifying formatting of the assembly listings. ("Tabs" are set in every eighth column in the PDP-10 system.)

To use the assembler, the user must create an assembly language source file on the disk. This file may not contain line numbers. The file name consists of one to five characters with the file name extension ".DAT".

To start the assembly, type: RUN (UPL) ASM8

in either the TYMEX or PDP-10 mode. The assembler will request the input (source) file name. The user replies by typing the file name exclusive of the .DAT file name extension. For example, if the source file is named SRC.DAT, the reply is SRC.

When the assembly is complete, the assembler will type a stop message and return to the monitor. Output files from the assembler may then be listed or punched on the user's terminal.

Three output files are produced by the assembler:

LOGOU.DAT	contains the assembly listing
LOGBI.DAT	contains the 1601/1701 object tape
LOGMI,DAT	contains intermediate pass code (this file may be deleted to reduce storage charges)

The output from the assembler is described in Section A of this appendix. Section F contains an example of the assembly language listing.

## C. General Electric User's Guide for Assembly

This section contains the operating procedure for the General Electric version of the assembler. Information on manipulation and editing of files is contained in the COMMAND SYSTEM and EDITING COMMANDS reference manuals distributed by General Electric. The assembly language is described in Section A of this appendix.

To use the assembler, the user must create an assembly language source file on the disk. This file may not contain line numbers. The file name consists of one to eight characters. Output files for the assembler must already exist or be created before starting the assembler. The files referenced are LOGOUT, LOGMID, and LOGBIN. All of these files are sequential ASCII. No password is permitted for any assembler file.

To start the assembler, type: OLD ASM8 ↓

## When the program prints "READY", type: RUN ↓

The assembler will request the input file name. The user replies by typing the source file name of the file to be assembled.

When the assembly is complete, the assembler will type a stop message and return to the monitor. Output files from the assembler may then be listed or punched on the user's terminal.

Three output files are produced by the assembler:

LOGOUT contains the assembly list	ing
-----------------------------------	-----

LOGBIN contains the object tape

LOGMID contains intermediate pass code (this file may be deleted to reduce storage charges)

The output from the assembler is described in Section A of this appendix. Section D contains an example of the assembly language listing (leading zeroes are suppressed by the General Electric version of the assembler).

## D. Sample Program Assembly

	SYMBOL	
		VALUE
1:		0000
2:	M UL 000	00013
3:	MULØØ1	00025
4:	UMUL	00036
5:	UMULS	000 40
6:	UMUL00	00042
7:	UMUL 01	00054
8:	DIV	20061
9:	OIVØØØ	00076
10:	CIV001	00110
11:		
12:	UDIVS	00144
13:	UDIV	00146
14:	UDIVE6	00151
15:	UDIVØ1	60173
16:	DNEG	0 02 04

		# 1
LOC OBJECT CODE SOU	RCE STATEMENTS	
		22
88888 *	MUL - SIGNED INTEGER	MULTIPLY
66666 •	CALL: ARGUMENTS IN C	8 D
00000 ÷	EXIT: HI ORDER PRODU	CT IN B
00000 .	LO ORDER PRODU	CT IN C
9000 M	REGS : A. B. C. D. E. AND	
	TIME: 1074 TO 1498 M	
0 00 00 250 MU	IL XRA	1) COUNT AND NEGATE
00001 340	LEA	NEGATIVE ARGUMENTS
00002 222	SUC	
00003 160 013 000	JTS MULODO	
00006 150 013 000	JTZ MULWOO	*
30011 320	LCA	
00012 040	INE	
00013 250 MU	LØØØ XRA	
00014 223	SUD	
00015 160 025 000	JTS MULØØ1	
00020 150 025 000	JTZ HUL001	
00023 330	LDA	
00024 040	INE	
60025 304 MU	LOO1 LAE	2) HOVE COUNT NOD 2
00026 032	RAR	TO CARRY
00027 106 036 000	CAL UMUL	3) CALL 'UNSIGNED
00032 142 204 000	CTC DNEG	HULTIPLY'. IF CARRY
80035 807	RET	NEGATE RESULT; EXIT
ØØ Ø36 🔹	UMUL - UNSIGNED INTE	GER MULTIPLY
	CALL I ARGUMENTS IN C	
00036 *	EXIT: HI ORDER PRODU	CT IN B
00036	LO ORDER PRODU	CT IN C
00036 .		AGS EXCEPT CARRY ALTERED
	TIME: 890 TO 1138 MI	
	UMULS - MULTI-PRECIS	
00036 *		
	IUL LBI Ø	
	ULS LEI 9	
	IULØØ LAC	1) ROTATE CARRY INTO
00043 032	RAR	PRODUCT - MULTIPLIER

400 - L

			-						
U PØ 44 320					LCA			SHARED REGISTER.	
00045 041 00046 053					DCE RTZ			FORCING NEXT LSB	
02047 301		_			LAB		2)	TO CARRY EXIT IF 8TH ITERATION IF STEP (1) SET CARRY	
00050 100 00053 203		000			JF C ADD	UMUL Ø1	3)	IF STEP (1) SET CARRY ADD MULTIPLICAÑD TO	5
00054 032 20055 310				UMULØ1	RAR LBA		41	PRODUCT Rotate Most Significa	
00056 104		000			JMP	UMULØØ		PRODUCT AND GO TU (1)	
00061 00061					SIGNED I HI ORDER	R DIVIDE	٩V	IN B	
00061 00061				*	LO ORDER DIVISOR	OIVIDE	ND.	IN C	
00061				+ EXIT:	QUOTIEN	T IN C			
00061 00061				•		FLAG I		ARRY (CY=Ø=>UV)	
00061 00061				<pre># REGS: # TIMF:</pre>	A, B, C, D, 922 TO 1	E AND	FLA	GS ARE ALTERÊD Econds (8008)	
00061 250 00062 340				DIV	XRA			COUNT AND NEGATE	
00063 221		· · · · ·			LE A SUB			NEGATIVE ARGUMENTS	
00064 160 20067 150		000 000			JTS JTZ	DIVØØØ DIVØØØ			
00072 040 00073 106		8 89			INE CAL	DNEG			
00076 250		000		DIVØØØ	XRA	DIVEG			
00077 223 00100 160	1 10	000			SUD JTS	DI VØØ1			
00103 150 00106 330		000			JTZ LDA	DIV001			
00107 040					INE		2	HANT COUNT NOD "	
00110 304 00111 032				DIV001	LAE RAR			MOVE COUNT MOD 2 To carry	
00112 106 00115 032		000		·	CAL RAR	VIOU	3)	CALL 'UDIV' EXIT WITH CARRY	
ØØ116 34Ø					LEA			≠ Ø IF OVERFLOW	
00117 250 00120 262					XRA ORC			OCCURRED	,
00121 063 00122 301					RTS LAB				
00123 223		1.1			SUD		•	· · · · · · · · · · · · · · · · · · ·	
00124 003 00125 250					RFC XRA		4)	IF CARRY WAS	
ØØ126 264 Ø7127 120		000			ORE	DI VØØ2		SET IN STEP (2) Negate quotient	
ØØ132 25Ø					XRA	••••		AND REMAINDER	
00133 222 00134 320					SUC LCA				
00135 250 00136 221	1				XR A SUB				
00137 310 00140 006				DI VØØ2	LBA	2ØØB	5.	SET CARRY AND	
00142 022				01 40 02	RAL	2000	57	EXIT	
00143 007 00144				+ UDIV -	RET - UNSIGNE	D INTEG	ER	DIVIDE	
00144 00144					HI ORDER		١D	IN B	
00144				*	DIVISOR	IN D			
001 44 001 44					QUOTIENT REMAINDE	RINB		· ·	
ØØ144 00144				* * REGS		ERFLOW		B >≖ D Except carry altered	
00144				+ TIME:	724 TO 1	1298 MIC	ROS	ECONDS (8008) DIVIDEND ENTRY	
00144 00144 016				UDIVS	LBI	ø	101	DIAIDEND ENTRI	
00146 046 00150 301	211			UDIV	LEI LAB	9		· · · · · · · · · · · · · · · · · · ·	
00151 310 00152 302				UDIVØØ	LBA		1)	ROTATE CARRY INTO '	
00153 022					RAL			DIVIDEND - QUOTIENT	
00154 320 00155 041					DCE			SHARED REGISTER, Forcing Next MSB	
00156 150 00161 301		000.			JT Z LAB	UD IVØ1	2)	TO CARRY Rotate MSB Into	
ØØ162 Ø22					RAL		7.)	HI ORDER QUOIIENI SUBTRACT DIVISORI IF	
ØØ163 223 ØØ164 1Ø2	151	000			JFC	UDIVØØ		LESS THAN HI ORDER QU	
00167 203 00170 104	151	666			ADD . · JMP	UDIVØØ		GO TO (1) Else add it back	
00173 022	1.1			UDI VØ1	RAL		<b>4</b> 1	AND GO TO (1) Complement quotient	
00174 340 00175 006					LAI	377B		AND EXIT	
00177 252 00200 320					LCA				
00201 304 00202 032					LAE RAR				
ØØ2Ø3 ØØ7					RET	0050161		NCCATE	
ØØ204 ØØ204					HI ORDER	R IN B	UN I	NEGALE	
00204 00204				* * EXIT:	LO ORDER HI ORDER	(IN C) IN B			
00204 00204				*	LO ORDER	IN C	s	RE ALTERED	
00204				<pre>* TIME:</pre>	76 MICRO	DSECONDS	(8)	008)	
00204 00204 250	1			+ NOTE: DNEG	-32768 ( XRA	ANNOT B	EN	EGAIED	
00205 222	!				SUC			×	
00206 320 00207 006	000				LAI	ø		н.,	
00211 231 00212 310					SBB				
00213 007 00214					RET. END			·	

83

## APPENDIX III. MCS-8 SOFTWARE PACKAGE – SIMULATOR

## A. Introduction

This Appendix describes the use of a FORTRAN IV program called INTERP/8. This program provides a software simulation of the INTEL 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

INTERP/8 accepts machine code produced by the INTEL 8008 Assembler, along with execution commands from a timesharing terminal, card reader, or disk file. The execution commands allow manipulation of the simulated MCS-8 memory and the 8008 CPU registers. In addition, operand and instruction breakpoints may be set to stop execution at crucial points in the program. Tracing features are also available which allow the CPU operation to be monitored. INTERP/8 provides symbolic reference to storage locations as well as numeric reference in various number bases. The command language is described in the paragraphs which follow.

## B. Basic Elements

All input to INTERP/8 is "free form". Numbers, symbolic names, and special characters may be placed anywhere within the input line (see margin commands in Section D). Comments may be interspersed in the input, but must be enclosed within the bracketing symbols /\* and \*/.

1. Numbers. Numeric input to INTERP/8 can be expressed in binary, octal, decimal or hexadecimal. The letters B, O,

Q, D, and H following the integer number indicates the base, as shown below:

Number	Value
11011B	11011 <sub>2</sub>
28D	28 <sub>10</sub> <sup>–</sup>
330	338
33Q	338
1CH	1C <sub>16</sub>
28	28 <sub>10</sub>

A decimal number is assumed if the base is omitted. Note that although O is allowed to indicate octal integers, Q is also permitted to avoid confusion with the integer 0. Note that the leading digit of a hexadecimal number must be one of the digits 0, 1, ..., 9. Thus, EF2<sub>16</sub> must be expressed as 0EF2H.

On output, INTERP/8 indicates octal integers with Q and omits the D on decimal values. The base used on output defaults to decimal, but may be changed by the user. (See the BASE command in Section C,)

2. Symbolic Names. Symbolic names are strings of contiguous alphabetic and numeric characters not exceeding 32 characters in length. The first character must be alphabetic. Valid symbolic names are:

SYMBOLICNAME X3 G1G2G3

LONGSTRINGOFCHARACTERS

3. Special Characters. The special characters recognized by INTERP/8 are: = . / () + - ' \*, All other special characters are replaced by a blank.

#### C. INTERP/8 Commands

The commands available in INTERP/8 are summarized briefly below. Full details of each command are given in following paragraphs.

Command	Purpose
LOAD	Causes symbol tables and code to be loaded into the simulated MCS-8 memory.
GO	Starts execution of the loaded 8008 code.
INTER	Simulates an 8008 interrupt.
TIME	Displays time used in the 8008 simulation.
CYCLE	Allows the simulated CPU to be stopped after a given number of cycles.
TRACE	Enables tracing feature when particular portions of the program are executed.
REFER	Causes the CPU simulation to stop when a particular storage location is referenced.
ALTER	Causes the CPU simulation to stop when the contents of a particular memory location is altered.
CONV	Displays the values of numbers converted to the various number bases.
DISPLAY	Displays memory locations, CPU registers, symbolic locations, and IO ports.
SET	Allows the values of memory locations, CPU registers, and IO ports to be altered.
BASE	Allows the default number base used for output to be changed.
PUNCH	Causes output of machine code in BPNF format.
END	Terminates execution of an 8008 program.

The commands NOTRACE, NOREFER, and NOALTER are also defined. These commands negate the effects of TRACE, REFER, and ALTER, respectively. In all cases, the commands may be abbreviated (but not misspelled!). These abbreviations are indicated with the command description.

Commands are typed anywhere on the input line, with as many commands on a line as desired. The symbol "." must follow each command.

The end of data for the execution of INTERP/8 is indicated by a "\$EOF" starting in column 1 of the last card.

1. Range-Lists. Many of the INTERP/8 commands accept a "range-list" as an operand. Tracing, for example, can be enabled for a specific range of addresses in the program. The range-list specifies a sequence of contiguous addresses in memory, or a range of numeric values to which the command is applied.

In its simplest form, a range-list is a number (binary, octal, decimal, or hexadecimal), or it may be a pair of numbers separated by the symbol "TO." Thus, valid range-lists are:

```
10
63Q
50 TO 63Q
0FH TO 11001111B.
```

A range-list, however, can also reference a symbolic location, with or without a numeric displacement from the location. Suppose, for example, the symbols START and INCR appear at locations 10 and 32 in the source program. Valid rangelists involving these symbols are:

START	(Same as 10)
START+6	(Same as 16)
START-101B	(Same as 5)
10 TO INCR	(Same as 10 TO 32)
START+3 TO	
INCR-2	(Same as 13 TO 30)

The range-list may also contain a reference to the current value of the program counter of the simulated 8008 CPU. The symbol "\*" represents this value. If the value of the program counter is 16, for example, the following is a valid range-list:

START TO \* (Same as 10 TO 16)

The exact use of the range-list is illustrated with the individual commands.

2. Notation. The following notation is used to describe the INTERP/8 command structure. Elements enclosed within braces { and } are optional, while elements enclosed within the brackets [and] are alternatives, where at least one alternative must be present.

A range-list, for example, can be specified as:

range-element { TO range-element }

where a range-element is defined as:

Inumber	<b>[</b> [+	number ] [ ]
symbolic-name	1L-	number∫∫∫

As mentioned previously, command names can always be abbreviated. The required portion of the command is underlined in the command description. The symbol "TO" in the range list can be abbreviated as "T." Thus, the range list above can be redefined as:

range-element { <u>TO</u> range-element }.

Finally, the ellipses "... " indicate a list of indefinite length.

The commands are given alphabetically in the following paragraphs starting with a prototype statement using the above notation. A brief description is then given, followed by examples.

3. ALTER range list { , range-list, range-list, . . . , range-list } .

The ALTER command is an operand breakpoint command which causes the execution of the 8008 CPU to stop whenever an attempt is made by the CPU to store values into a memory location specified in the range-list. When the breakpoint is encountered, INTERP/8 prints ALTER x, where x is the value of the program counter. Execution can be started again with the GO, RUN, or INTER commands. Examples of the command are:

ALTER 0 ALTER 0 TO 10 ALTER 10 T INCR. ALTER START + 2 TO INCR – 0AH AL 5, START, X2, 7 T 10, INCR–3

4. BASE

This command causes the INTERP/8 system to use the number base specified by the second argument when printing results. This command has no effect on the number bases which are acceptable in the input.

5. **CONV** range-list { ,range-list, range-list, . . . , range-list } .

The conversion command prints the values of the numbers specified in the range-list in binary, octal, decimal, and hexadecimal forms. Examples are:

CONV 23 CONV\*. CON 10 TO START + 3 CO 10, 30, 28Q, 1101B T 33H

#### 6. CYCLE Number

The cycle command causes a breakpoint to occur when the CPU cycle count reaches its current value plus the number specified in the cycle command (see the GO command, also).

7. **DISPLAY** display element { , display-element, . . . , display-element } .

The display command causes the values of memory locations, symbolic names, CPU registers, and IO ports to be printed. The output form of these values is determined by the current default base (see the BASE command). The width of the output line determines the output formatting (see the \$WIDTH command of Section D).

In its simplest form, a display-element can be one of the 8008 CPU registers:

	CY	(carry)	D	PS (entire program stack)
	Z	(zero)	E	PS 0
	S	(sign)	н	PS 1 (program stack elements)
	Ρ	(parity)	L	
	Á		HL (H&L)	PS 7
	В		SP (program	m stack pointer)
	С		PC (program	m counter)
In	this c	ase, valid DISP	LAY comm	ands are:

DISPLAY CY DISP CY, Z, H, HL. D P, A, PS 0.

A display-element can also be the symbol CPU, in which case all registers are displayed.

The values latched into the IO ports can be displayed by using a display element of the form: <u>PORT</u> range-list

The ports specified in the range-list (between 0 and 31) are printed. Examples are:

**DISPLAY PORT 0** 

DI PO 3, PO 5, PORT 5 TO 8, PO 1001B

The contents of the symbol table can be examined by using a display-element of the form:

SYMBOLS {	symbolic-name	ł
	number	J

The form

DISPLAY SYMBOLS.

prints the entire symbol table, while the form

DISPLAY SYMBOLS number.

responds with the symbolic name ( $\pm$  a numeric displacement) which is closest to the address specified by the number. Examples are:

DISP SY.

DI SY OFFH, SY 32

MEMORY range-list

If the symbol "" is used in the command, the symbolic location closest to the current program counter is printed.

The values contained in memory locations can also be displayed. In this case, the display-element takes the form

	CODE	
	<u>B</u> IN	
{	<u>о</u> ст	
	DEC	
[]	HEX	

The range of elements printed is specified in the range-list, while the form of the elements in the display is controlled by the command CODE (decoded instructions) or one of the number bases. If the form is omitted, the default number base is used in the display (see the BASE command). Valid DISPLAY commands are:

DISPLAY MEMORY 20. DISP MEM 20 TO 30H. DI M START T START+5. DI MEM 0 TO 30 CODE. D M 0 T 30 D, M 40 TO INCR+10 OCT.

The various display-elements may be mixed in a single DISPLAY command.

#### 8. END.

The END command reinitializes the INTERP/8 system. If another program is subsequently loaded into memory, all break and trace points are reset. Otherwise, the currently loaded program may be rerun with all break and trace points remaining.

9.  $\underline{GO}$   $\left\{ \begin{bmatrix} * \\ number \end{bmatrix} \right\}$ .

The GO command causes the execution of the loaded program to begin. In the case that a break point was previously encountered, the execution continues through the breakpoint. If the GO is followed by a \*, the breakpoint addresses are printed as they are encountered, but the 8008 CPU does not halt until completion. If the GO is followed by a number, the effect is exactly the same as

CYCLE number. GO.

10. **<u>IN</u>TER** { number { number { number } } }.

The INTER command simulates the 8008 interrupt system. The numbers which follow the INTER command correspond to an instruction and its operands which will be "jammed" into the instruction register. If no instructions follow the INTER command, the instructions from the last interrupt are used. If no previous command has been specified, a LAA (NOP) instruction is used. The INTER command causes the simulated execution to continue. Examples are:

INTER.

INT.

INTER 00010101B (this is an RST 20Q).

11. LOAD number { number }.

The LOAD command reads the symbol table and 8008 machine code into the simulated memory. The form LOAD number.

reads only the machine code from the file specified by number (see file numbering in Section D). The form LOAD number number.

reads the symbol table from the file specified by the first number and the machine code from the second file. The symbol table is in the form produced by the 8008 assembler (i.e., the first part of the listing file), and the machine code is in "BNPF" format (see PROM programming specifications in the INTEL Data Catalog). This format is also produced by the INTEL 8008 assembler. The end of the code file is indicated by a "\$" appearing in the input. INTERP/8 responds to this command by printing the number of locations used by the program. Examples are:

LOAD 1.

LOAD 6 7.

12.  $\left[ \frac{\textbf{RE}}{\textbf{NORE}} \textbf{FER} \right] \text{ range-list } \left\{ \text{, range-list, ..., range-list} \right\}.$ 

This command is similar to the ALTER command except that a breakpoint occurs whenever any reference to the memory location takes place. Thus, an instruction fetch, an operand fetch, or an operand store all cause a breakpoint when this command is used. Examples are:

REFER 10. RE 10 TO 300. REF 5, 7, START TO START + 5, 710. NOREF 0 TO 10.

13. <u>RUN</u>.

The RUN command has exactly the same effect as the command GO  $^{*}$  .

14. <u>SET.</u> set-element { , set-element, ..., set-element } .

The SET command allows memory locations, CPU registers, and IO ports to be set to specific values. The register names described under the DISPLAY command can be used in the set-element:

register = [number]

The value of the specified register is set to the number following the "=" or to the value of the program counter if "\*" is specified. Thus, valid commands are:

SET Z = 0

SE A = 3, B = 77Q, PS 0 = 0EEH.

S HL = 28.

A set-element can also be the symbol "CPU" in which case all registers are set to zero, including the simulated 8008 timer. Examples are:

SET CPU,

S CP, PC = 25.

The values of IO ports can also be set by using a set-element of the form

PORT range-list = number { number number ... number }

In this case, the IO ports specified in the range-list are set to the list of numbers following the "=". If more ports are spevified than there are numbers in the list, the numbers are reused starting at the beginning. Examples are:

SET PORT 5 = 10.

SET PO 6 TO 8 = 1 2 3

S PO 10 TO 13 = 77Q 2.

S PO 8 = 10B, PO 12 = 13H, PO 30Q = 16.

The values contained in memory locations can be altered directly by using a set element of the form

MEMORY range-list = number { number . . . number }

As in the case of IO ports, the memory locations are filled from the list to the right of the equal sign, with numbers being reused if the list is exhausted. Examples of this command are:

SET MEMORY 0 = 0.

S MEM 0 TO 50 = 0.

The SET command does not change break or trace points which are in effect.

S M START TO START+5 = 11111000B 22Q 33H.

As in the DISPLAY command, set-elements of each type may be intermixed:

SET CP, CY=0, M 5 = 10, PO 6=12, PC = 30.

15. TIME.

The TIME command causes INTERP/8 to print the number of states used by the simulated 8008 CPU since the last LOAD, END, or SET CPU command.

```
16. \begin{bmatrix} TRACE \\ NOTRACE \end{bmatrix} range-list { , range-list, ..., range-list } .
```

The TRACE command causes the INTERP/8 system to print the CPU register contents and the decoded instruction whenever an instruction is fetched from the memory region specified in the range-list. The form of the elements in the trace is defined by the current default base (see BASE command). The trace shows the register contents and operation code before the instruction is executed. The result of the operation is found in the next line of the trace, or through the DISPLAY CPU command.

A heading showing the various columns in the trace is printed after each tenth line of the trace. Examples of the TRACE command are:

TRACE 0 TO 100. TR START TO START + 111B.

NOTRACE START, INCR, FOUND TO FOUND+3, 7Q.

17. <u>PUNCH</u> range list { number } .

The PUNCH command causes the specified region of the simulated memory to be output in the BPNF format. If the number is present, the code is written into the corresponding INTERP/8 output file; otherwise the currently defined file is used. Examples are:

PUNCH 0 TO 0FFH.

PU START TO FINISH.

## D. I/O Formatting Commands

INTERP/8 has a generalized I/O formatting interface which is somewhat dependent upon the installation. In general, a number of files are defined by file numbers (not necessarily corresponding externally to FORTRAN unit numbers). These file numbers correspond to devices as follows:

а. Т		INPUT	TYMSHARE	GE
INTERP/8 No.	Device	PDP-10 Device	File Name	File Name
1	User's Console	TTY 5		
2	Card Reader	CDR 2		
3	Paper Tape	PAP 6		
<b>4</b>	Magnetic Tape	MAG 16		
5	Magnetic Tape	DEC 9		
6	Disk	DISK 20	FOR20.DAT	LOGOUT
7	Disk	DISK 21	FOR21.DAT	LOGBIN
		OUTPUT		
INTERP/8 No.	Device	PDP-10 Device	File Name	
1	User's Console	TTY5		
2	Printer	PTR 3		· · · · · · · · · · · · · · · · · · ·
3	Paper Tape	PAP 7		
4	Magnetic Tape	MAG 17		
5	Magnetic Tape	DEC 10		
6	Disk	DISK 22	FOR22.DAT	Disk ø1
7	Disk	DISK 23	FOR23.DAT	Disk ø2

I/O functions are controlled through "\$" commands which may be interspersed throughout the input.

Any input line with a "\$"" in column one, followed by a non-blank character is considered an I/O command. The card is then scanned for an "=" followed by a decimal integer. The character following the "\$"" and the integer value affect the I/O formatting functions as follows:

Control	Meaning	Initial Value
\$COUNT = n	Start the output line count at the value n.	1
\$DELETE = n	Delete all characters after column n of the output	120
\$EOF = 1	End-of-file on this device	0
\$INPUT = n	Read subsequen input from file number n	. <b>1</b>
\$LEFT = n	Ignore character positions 1 through n-1 of the input.	<sup>1</sup>
\$OUTPUT = n	Write subsequent output to file number n.	1
\$PRINT = n	Controls listing of the output. If n = 0, input lines are not printed; otherwise input is echoed.	0
\$RIGHT = n	Ignore all character positions beyond column n of the input.	80
\$TERMINAL = n	INTERP/8 assumes conversational usage if n = 1; otherwise batch processing is assumed.	1
\$WIDTH = n	This command sets the width of the output line. Note that this affects the format of the DISPLAY MEMORY command.	72

The default values shown above assume conversational use with a teletype or similar device. The defaults can easily be changed by recompiling the INTERP/8 program.

In the case of controls which take on only 0 or 1 values (e.g., \$PRINT, \$TERMINAL, and \$EOF), the equal sign and decimal number may be omitted. The value of the control is complemented in this case.

## E. Error Messages

E R R O R M E S S A G E S EXECUTION ERRORS 1 PROGRAM COUNTER STACK OVERFLOW 2 PROGRAM COUNTER STACK UNDERFLOW 3 PROGRAM COUNTER OUTSIDE SIMULATED MCS-8 MEMORY 4 MEMORY REFERENCE '' COMMAND MODE ERRORS 1 REFERENCE OUTSIDE SIMULATED MCS-8 MEMORY 2 INSUFFICIENT SPACE REMAINING IN SIMULATED MCS-8 MEMORY 3 END-OF-FLLE ENCOUNTERED BEFORE EXPECTED 4 INPUT FILE NUMBER STACK OVERFLOW (MAX 7 INDIRECT REFERENCES) 5 UNUSED 10 IO FORMAT COMMAND ERROR (TOGGLE HAS VALUE OTHER THAN & OR 1) 11 UNUSED

- 13
- INVALID SEARCH PARAMETER IN DISPLAY SYMBOL COMMAND (MUST BE SYMBOLIC NAME, ADDRESS, OR \*) DISPLAY SYMBOLS COMMAND INVALID SINCE NO SYMBOL TABLE EXISTS 14 15 UNUSED
- UNRECOGNIZED COMMAND OR INVALID FORMAT IN COMMAND MODE 16
- 17 18 MISSING . OR EXTRA CHARACTERS FOLLOWING COMMAND LOWER BOUND EXCEEDS UPPER BOUND OR IS LESS THAN ZERO
- IN RANGE LIST THE FORMAT OF 19
- THE FORMAT OF THE SYMBOL TABLE IS INVALID (MUST BE A SEQUENCE OF THE FORM N SY AD, WHERE N IS AN INTEGER, SY IS THE SYMBOLIC NAME, AND AD IS THE ADDRESS (IN OCTAL)) INVALID CHARACTER IN MACHINE CODE FILE. 20
- 21 UNUSED

- OUTPUT DEVICE WIDTH TOO NARROW FOR DISPLAY MEMORY COMMAND (USE \$WIDTH = N 10 FORMAT COMMAND TO INCREASE WIDTH) INVALID RADIX IN MEMORY DISPLAY COMMAND (MUST BE CODE, BIN, 26 OCT, OR DEC)
  - 27
  - 28 29
  - OCT, OR DECT UNRECOGNIZED SET ELEMENT IN SET COMMAND MISSING SET LIST IN SET COMMAND INVALID SET LIST OR SET VALUE IN SET COMMAND MISSING OR MISPLACED = IN SET COMMAND MISSING PROGRAM STACK ELEMENT NUMBER IN SET PS N
  - 30 31
  - COMMAND
  - INVALID INTERRUPT CODE SPECIFICATION (EITHER MORE THAN THREE BYTES, OR ELEMENT EXCEEDS 255) 32

UNRECOGNIZED DISPLAY ELEMENT OR INVALID DISPLAY FORMAT SYMBOLIC NAME NOT FOUND IN SYMBOL TABLE INVALID ADDRESS OR NO SYMBOL TABLE PRESENT IN DISPLAY SYMBOL

#### F. Examples

Two sample INTERP/8 executions are given in this section which illustrate the commands available with the INTERP/8 system. The first example illustrates the basic commands. A simple program is constructed in the simulated MCS-8 memory. This program is then executed, showing the use of break and trace points. The second execution shows the use of symbol tables and 8008 code which is produced by the INTEL 8008 assembler. In each case, the actual commands which initiate the INTERP/8 system may vary from installation to installation.

SET OK

CONV 03823.

22

23

24

25

COMMAND

.R INTS

#### BEGIN

/\* THIS IS AN EXAMPLE OF THE USE OF THE INTERP/8 SYSTEM. IN THIS EXAMPLE, THE BASIC COMMANDS WILL BE DEMONSTRATED OND A SIMPLE PROGRAM WILL BE CONSTRUCTED AND EXECUTED #/

/\* THE NUMBER CONVERSION COMMAND IS USED FIRST \*/

1010B 120 10 AH CON 189. 10008 100 CCN 3 TO 8. 8 8K

CONV 10.

11B 30 3 3H 100B 4C 4 4H 101B 5Q 5 5H 110B 6Q 6 6H 111B 7Q 7 7H 100 8 8H

/\* NEXT, THE VARIOUS DISPLAY AND SET COMMANDS ARE DEMONSTRATEL \*/ DISPLAY CPU.

DISP A.D.HL.

A = Ø D = 0 HL = DIS PORT 4, PS 0, MEM 5.

P4=Ø PSØ = Ø /\* MEMORY LOCATION 5 WAS NOT DISPLAYED SINCE NO PROGRAM HAS BEEN

LOADED #/

SET H = 5, L=10Q. DISP CPU.

SET OK YZSP A B C D E H L HL SP PSØ Ø000 000 000 000 000 000+005+008+01288 000 00000 CYZSP A /\* NOTE THAT THE ELEMENTS WHICH HAVE CHANGED SINCE THE LAST DISPLAY ARE PRECEDED BY AN ASTERISK \*/

SET HL = ØEEFH. DIS CP.

111011101111B 73570 3823 EEFH /\* NOV CHANGE THE DEFAULT NUMBER BASE TO NEXADECIMAL \*/ BASE HEX. DISP CPU. HEX BASE OK CYZSP

CY25P A B C D E H L HL SP PS0 0000 000 000 000 000 000+014+239+03823 000 00000

/\* THEN CHANGE BASE TO OCTAL \*/

BASE OC. DI CP.

OCT BASE OK n CYZSP B C. E н HI. SP PSØ 0000 0000 0000 0000 0000 0000 0160 3570 073570 0000 000000

/\* NOW PLACE A SIMPLE PROGRAM INTO MEMORY STARTING AT LOCATION 10. THIS PROGRAM WILL ALTER THE VALUE OF MEMORY CELL 200 BY ADDING 1 TO THE CURRENT VAUNUALUE OF THE CELL. IN SYMBOLIC FORM, THE PRO-GRAM IS AS FOLLOWS... LHI Ø, LLI 200, LHM, INB, LMB, HLT. THE LOAD OPERATION BELOW IS A "DUMMY" OPERATION SO THAT MEMORY IS INITIALIZED PROPERLY. \*/

```
LOAD 1.
```

ØQ LOAD OK DISPLAY MEMORY 10 TO 20. BASE DEC. DEC BASE OK SET MEM 10 TO 20 = 00101110B 0 /\* THIS IS LHI 0 \*/ 00110110B 200 /\* LLI 200 \*/

110011118 /\* LBM \*/ 000010008 /\* INB \*/ 11111001B /\* LMB \*/ 0 /\* HLT \*/

SET OK DI ME 10 TO 20. 00010 046 000 054 200 207 008 249 000 046 000 054 DI M 10 TO 20 CODE.

00010 LHI,00H LLI,C8H LBM IND LNB HLT LHI,00H LLI /\* NOTE THAT THE ',' SEPARATES ELEMENTS WHICH ARE PART OF THE SAME INSTRUCTION (THE SECON D AND THIRD BYTES ARE IN HEX) \*/ CONV 0C8H.

11001000B 3100 200 C8H

/\* WE CAN NOW EXECUTE TH E PROGRAM BY SETTING THE PROGRAM COUNTER

TO LOCATION 10 \*/

SET PC=10. DI CP.

SET OK CYZSP A B C D E H L HL SP PSØ 0000 000 000 000 000 000 014 239 03823 000+00010

SE HL=0.

SET OK

HLT CYCLE 56

DI CPU.

ないない

で、時間後にいていた

CYZSP A B C D E H L HL SP PS0 0000 000\*001 000 000 000\*000\*200\*00200 000\*00017 DI MEM 200+

00200 001 /\* Memory Location 200 has been incremnted -- Now Turn on the trace and execute the program Again \*/

TRACE 0 TO 100. GO.

SET OK 6096 600-600 600 800 800 600+00000 060+00000 HLT NLT CYCLE 4 DI CPU.

 CY25P
 B
 C
 D
 E
 H
 L
 HL
 SP
 PS8

 SSED
 SSE
 <th

/\* NOW TRY THE SAME EXECUTION WITH THE TRACE ENABLED OVER ONLY

PART OF THE PROGRAM \*/

NOTRACE & TO 188. TRACE 12 TO 14, 17.

TRACE OK TRACE OK SET CPU, PC=18. GO.

 SET
 OK

 0000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000
 000

LBM \*0001 **800**\*003 000 000 000 000 200 00206 000\*00017 HLT HLT CYCLE 40 /\* SWITCH BACK TO FULL TRACE \*/ TR 0 TO 100.

TRACE OK Disp mem 200.

60 2.

00200 003 /\* NOW RUN THE CPU FOR ONLY A FEW INSTRUCTIONS AT A TIME. IN THIS WAY THE EXECU TION CAN BE MONITORED EASILY \*/

GO OK CYZSP A B C D E H L HL SP PSØ **8661 866 833 800 800 800 800 200 80200 800 800** HLT HLT CYCLE 44 SET CPU, PC=18. GO 2.

CY2SP A B C D E R L HL SP PSØ 8000 800 800 800 800 800 800 \*200\*08200 600\*80014 60 1.

GO OK 0000 000 000 000 000 000 000 200 00200 000 00014 LBM CYCLE AT 15 DI CPU.

CYZSP A B C D E H L HL SP PS0 0000 000+003 000 000 000 000 200 00200 000+00015 G0 \*-

8060 600 603 665 666 606 600 200 800 600 200 800 5 1NB 8080 606+884 600 868 866 800 200 80200 808+88016 LMB 8060 600 604 604 606 666 806 806 200 80200 660+80017 HLT CYCLE 46 DI CPU-

 CYZSP
 B
 C
 D
 E
 H
 L
 HL
 SP
 PS0

 0000
 000
 000
 000
 200
 002
 000
 00017

 /\* WE CAN SET BREAK POINTS IN THE CODE SO THT\T\AT EXECUTION STOPS

WHEN A PARTICULAR INSTRUCTION IS FETCHED. \*/

SET CPU,PC-10. TR 0 TO 100. REFER 12 TO 14.

SET OK TRACE OK REFER OK GO.

/\* THE EXECUTION CAN ALSO BE STOPPED WHEN THE PROGPAM REFERS To memory locati on 200 \*/

REFER 200. NOTRACE & TO 100. SET CPU,PC=10. GO. THIS EXAMPLE SHOWS A COMPLETE ASSEMBLY AND INTERP/8 EXECUTION BEREB UK TRACE OK SET OK TYPE ASMI.DAT \* SAMPLE MCS-8 PROGRAM (PAGE 47 OF 8008 MANUAL) START LLI 200 REFER AT 14 DI CPU. LHIS 1.002 LAM CPI 46 JTZ FOUND CAL INCR LAL CPI 220 JFZ LOOP RET 00014 LBM FOUND GO 1. DI CP. I NL RFZ I NH GO OK CYCLE AT 15 RET END CYZSP A B C D E H L HL SP P50 0000 000\*605 000 068 008 000 200 00200 000\*60015 .R ASM8 /\* THIS SHOWS THE VALUE FETCHED FROM LOCATION 200. WE CAN STOP THE PROGRAM ON A STORE INTO LOCATION 200 AS WELL #/ PLEASE TYPE INPUT FILE NAME NOREF 288. ALTER 288. SET CP. PC=10. GO. ASMI REFER OK ALTER OK SET OK \_\_\_\_\_ 8808 INTEL ASSEMBLER ------ALTER AT 16 DI CPU. CPU TIME: 3.72 ELAPSED TIME: 9.73 NO EXECUTION ERRORS DETECTED CYZSP A B C D E H L HL SP PS0 \*0001 008\*006 006 008 000 008 266 00200 068\*00016 D M 16 CO. EXIT 00016 LMB /\* THE REGISTER DUMP SHOWS THAT 6 WILL BE STORED AT LOCATION 200. EXAMINE LOCATION 200, RUN THE MACHINE FOR ONE CYCLE, AND EXAMINE .RENAME FOR20.DAT = LOGOU.DAT, FOR21.DAT = LOGBI.DAT FILES RENAMED: THE CELL AGAIN #/ LOGOU . DAT LOGBI .DAT DI MEM 268. GO L. DI MEM 200. 09200 885 TYPE FOR20-DAT GO OK CYCLE AT 17 .... --------------SYMBOL VALUE 58288 886 1: START 00000 2: LOOP 00004 3: FOUND 00023 /\* NOW GET A COMPLETE MEMORY DUMP IN BINARY \*/ 4: INCR 66624 DI MEM & TO 7779 BIN. -----†C .TYPE DOR TU TYPE FOR21.DAT \*\*\*\*\*\*\* /\* AND THEN PUNCH THE CODE BETWEEN LOCATIONS 10 AND 20 (WE WILL USE \*\*\*\*\*\*\* \*\*\*\*\*\*\*\*\*\*\*\*\*\* THE CONSOLE AS THE OUTPUT DEVICE ) \*/ \*\*\*\*\*\*\* PUNCH 10 TO 20 1. 6 ВИМРРИРИ ВРРИМРИЛИ ВИМРИРИ ВИМИЛИИИ ВРРИМИРР ВИМРРРИЛГ ВИМРИРРИГ ВИРИМИИ 8 ВИМИРИРГ ВИМИЛИИ ВИРИМИРИГ ВИМИРИЛИ 8 ВИМИРИЛИРГ ВИМИЛИИ ВИРРРИЛГ ВИМРРРИЛ 8 ВИМИЛИИ ВРИМИРИЛ ВИМРИРИЛ ВИРРРИЛ 16 ВИРИМРИЛИ ВИМИЛИИИ ВИМРРРИЛГ ВИМИЛИИИ 16 ВИРИМРИЛИ ВИМИРИМИ ВИМИРИМИ ВИМИРИСКИ ВИЛИ \*\*\*\*\*\*\* \*\*\*\*\*\* 8 BNNNNNNNF BNNNNNNNF BNNPNPPRF BNNNNNNN BNNPPNNNNF BNNNNPAPPF BNNPNPNNNF BNNNNMPPF 24 BNNNNNNNF BNNNNNNF BNNNNNNF BNNNNNNF BNNNNNNNF BNNNNNNNF BNNNNNNNF 32 BNNNNNNF BNNNNNNNF BNN+C \*\*\*\*\*\*\*\* \*\*\*\*\*\*\* END. SEOF THE CODE FILE MUST BE TERMINATED BY A \$ IN THE INPUT -- USE TECO CPU TIME: 12.93 ELAPSED TIME: 46:12.73 NO EXECUTION ERRORS DETECTED TECO FOR21 .DAT

SET OK 32 55 ±M \*N 32 3-#ØLSTS\$ 32 BUNNNNNF BNNUNNNF BNNUNNNF BNNUNNNF 00200 043 046 048 032 120 043 046 048 032 120 043 /\* Get a complete trace of the program \*/ TR 0 to 0100. \*I \$ \$\$ \*EXSS -R INTS TRACE OK GO • LOADING LOADER JØK CORE EXECUTION CYZSP LLI 200 0000 000 000 000 000 000 000×200×00200 000×00002 BEGIN LHI Ø /\* THE SYMBOL TABLE AND CODE WILL NOW BE LOADED \*/ LAM 9988+943 998 999 988 988 989 989 288 82288 888+98995 LOAD 6 7. CPI 46 **JTZ 19** 32 LOAD OK DI SYMBOLS. CAL 28 1010 043 000 000 000 000 000 200 00200+001+00013+00020 INL 
 0000000
 00000
 00000
 START

 0000040
 00004
 0004
 L00P

 0000230
 00019
 9013
 F0UND

 0000240
 00025
 0014
 INCR
 RFZ 1011 943 890 960 000 000 000 201 90201+600 00013 DI SYMBOL LOOP. LAL 0000640 00004 0004H LCOP DI SYMBOL ZAP. 1011+201 000 000 000 000 201 00201 000+00014 CPI 220 CY75P A R С л Ē н 1. HI. SP PSØ 1011 201 000 000 000 000 000 201 00201 000\*00016 (00027) ERROR 23 NEAR ZAP /\* ERROR MESSAGE HAS LINE NUMBER ERROR NUMBER AND ITEM IN ERROR. IN JFZ 4 1011 201 000 000 000 000 000 201 00201 000×00004 LAM 1011+046 000 000 000 000 000 201 00201 000+00005 CPI 46 THIS CASE, THE SYMBOL COULD NOT BE FOUND IN THE TABLE \*/ \*0101 646 600 600 600 600 606 201 60201 600\*66607 JTZ 19 DI SY 13H. RET EXECUTION ERROR 2 AT 22 FOUND DI SY 12H. /\* THE ERROR OCCURS BECAUSE THE PROGRAM TERMINATES WITH A RET RATHER THAN A HLT. FIX TH E INSTRUCTION IN MEMORY \*/ FOUND-1 DI SY 8. DI MEM 19. L00P+4 DI SY \*. 00019 007 DI MMNMNEM 19 COD. START /\* NOW TAKE A LOOK AT MEMORY IN HEXADECIMAL AND IN CODE FORMAT \*/ DI MEM Ø TO 100 HEX, MEM Ø TO 100 CODE. 00019 RET 00000 36H C8H 2EH 00H C7H 3CH 2EH 68H 13H 00H 46H 14H 00H C6H 3CH DCH SET M 19 = 0. DI MEM 19 CO. SET OK 00019 HLT 00096 00H 00H 00H 00H 00H NOTR Ø TO 100. SET CPU. GO. TRACE OK SET OK HLT CYCLE 117 00096 HLT HLT HLT HLT DI CPU. /\* THIS PROGRAM SEARCHES FOR A 46 STARTING AT LOCATION 200 IN CYZSP CY2SP A B C D E H L HL SP PS8 8181 846 888 888 868 888 888 281 88281 888 888 988 /\* THE PROGRAM TERMINATES CORRECTLY AFTER 117 MACHINE STATES \*/ MEMORY. WE WILL START BY PLACING A SEQUENCE OF NUMBERS IN THESE TIME. LOCATIONS \*/ TIME=117

SET MEM 200 TO 210 = 43 46 48 20% 11110008. DI MEM 200 TO 210.

/\* SET SELECTIVE BREAK POINTS \*/

11.12

. Kaja

ی پیدی در این

1

**93** -

REF START, INCR+1, LOOP. SET CPU. GO.

REFER OK Set ok Refer at 6 Di sy +.

START G.

REFER AT 4 DI SY \*. GO.

LOOP Refer at 21 Di sy \*. go.

INCR+1 REFER AT 4 D SY+

0000000 00000 0000H START 0000040 00004 0004H LOOP 0000230 00019 0013H FOUND 0000240 00028 0014H INCR NOREF START TO INCR+5.

REFER OK /\* SET SELECTIVE TRACE POINTS (TRACE AND REFER POINTS CAN BE IN EFFECT

AT THE SAME TIME, IF DESIRED) \*/

TR START, LOOP, FOUND. REFER FOUND. GO.

TRACE OK

REFER 0K +1011+201 000 000 000 000 000 201 00201 000+00004 LAM +0101+946 900 900 900 000 000 201 00201 000+00019 HLT REFER AT 19 DI CP+

CYZSP A B C D E H L HL SP PS6 8181 846 866 668 668 868 868 281 68281 668 66819 SET CP. 60. SET OK +0000+000 +000 000 000 000 000 000+00000 000+00000 LLI 200 0000 800 000 000 000 000 000 000+200+00200 000+00004 LAM +0101+201 000 000 000 000 000+201+00201 000 00004 LAM +0101+046 000 000 000 000 000 201 00201 000+00019 HLT REFER AT 19

0191 046 090 060 060 000 060 201 00201 090 00019 HLT HLT GYCLE 117

/\* THE ONLY REMAINING COMMANDS TO ILLUSTRATE ARE HTHE SET AND IDISPLAY

PORTS COMMANDS #/

DI PORT 4.

GO .

,

P4=0 DI PORT 4, P0 3, P0 7 TO 100.

P4=0 P3=0 P7=0 P8=0 DI P0 20 T0 25.

P20=0 P21=0 P22=0 P23=0 P24=0 P25=0 Set Port 5 = 110011008, P0 10H = 550.

SET OK DI POR 5 TO 17.

P5=204 P6=0 P7=0 P8=0 P9=0 P10=0 P11=0 P12=0 P13=0 P14=0 P15=0 P16=45 P 17=0 END.

SEOF

## APPENDIX IV

## TELETYPE MODIFICATIONS

The SIM8-01 microcomputer systems and associated software have been designed for interface to a model ASR 33 teletype wired in accordance with the following description.

The ASR 33 teletype must receive the following internal modifications and external connections:

#### **Internal Modifications**

- 1. The current source resistor value must be changed to 1450 ohms. This is accomplished by moving a single wire. (See Figures 5 and 6.)
- 2. A full duplex hook-up must be created internally. This is accomplished by moving two wires on a terminal strip. (See Figures 4 and 6.)
- 3. The receiver current level must be changed from 60mA to 20mA. This is accomplished by moving a single wire. (See Figures 4 and 6.)
- 4. A relay circuit must be introduced into the paper tape reader drive circuit. The recommended circuit consists of a relay, a resistor, a capacitor and suitable mounting fixture. An alternate circuit utilizes a thyractor for suppression of inductive spikes. This change requires the assembly of a small "vector" board with the relay circuit on it. It may be mounted in the teletype by using two tapped holes in the mounting plate shown in Figure 1. The relay circuit may then be added without alteration of the existing circuit. (See Figures 2, 3, and 6.) That is, wire "A", to be connected to the brown wire in Figure 2, may be spliced into the brown wire near its connector plug. The "line" and "local" wires must then be connected to the mode switch as shown. Existing reader control circuitry within the teletype need not be altered.

#### **External Connections**

- 1. A two-wire receive loop must be created. This is accomplished by the connection of two wires between the teletype and the "SIM" board in accordance with Figure 6.
- 2. A two-wire send loop similar to the receive loop must be created. (See Figure 6.)
- 3. A two-wire tape reader loop connecting the reader control relay to the "SIM" board must be created. (See Figure 6.)



Figure 1. Relay Circuit (Alternate)

95



Figure 2. Distributor Trip Magnet



Figure 3. Mode Switch (Rear View)



Figure 4. Terminal Block



Figure 5. Current Source Resistor



#### IM IS INTERNAL MODIFICATION EC IS EXTERNAL CONNECTION





Figure 7. Block Diagram

## APPENDIX V. PROGRAMMING EXAMPLES

Α.	Sample Program to Search	A String Of Characters In Memory	Locations 200-219 For A Period (.)
----	--------------------------	----------------------------------	------------------------------------

MNEM	ONIC	OPERAND	EXPLANATION	BYTES	LOCATION	ROM CODE	COMMENT
Start:	LLI	200	Load L with 200	2	100	00110110	
					101	11001000	(200)
	LHI	0	Load H with 0	2	102	00101110	
					103	00000000	(0)
Loop:	LAM		Fetch Character from Memory	1	104	11000111	ASC II
	CPI		Compare it with period	2	105	00111100	ASC II
		-	• • •		106	00101110	(•)
	JTZ	Found	If equal go to return	3	107	01101000	
					108	01110111	(110)
					109	0000000	(119)
	CAL	INCR	Call increment H&L	3	110	01000110	
			subroutine		111	00111100	(60)
					112	0000000	(00)
	LAL		Load L to A	1	113	11000110	
	CPI	220	Compare it with 220	2	114	00111100	
					115	11011100	(220)
	JFZ	Loop	If unequal go to loop	3	116	01001000	
		•			117	01101000	(104)
					118.	0000000	(104)
Found	RET		Return	1	119	00000111	
INCR:	INL		Increment L	1	60	00110000	
	RFZ		Return if not zero	1	61	00001011	
	INH		Increment H	1	62	00101000	
	RET		Return	1	63	00000111	



Subroutine to Search for Period.

	LAI 1	SUPPRESS TTY		INH	$\mathbf{H} = \mathbf{H} + 1$
	OUT 12B	OUTPUT 2		INC	C = C + 1
	XRA OUT I3B	CLEAR AC Output 3 - Tape Reader Control		JFZ CSTEST	
	CAL TAPE		DELAY	JMP BEGIN LDI O	LOAD O TO BEC. D
	UMP BECIN		DLLAI	IND	LOAD O TO REC. D $D = D + 1$
PE	LAI 1	TAPE READER ENABLE CODE	<b>U</b> .	JFZ D1	
	OUT 13B	OUTPUT 3 - ENABLE TAPE READER		RET	
	CAL TTYDI	TAPE READER CONTROL DELAY		END	
Y	HLT	WAIT FOR TTY START PULSE TTY DELAY - 4.468 MSEC.			
	CAL TTYD2 XRA	TAPE READER DISABLE CODE	<b>D.</b> R	AIVI Test Prog	gram (A0802)
	0UT 13B	OUTPUT 3, DISABLE TAPE READER	BEGIN	LAI O	LOAD O TO AC
	INP OB	INPUT O, READ START PULSE		OUT 10B	WRITE TO OUTPUT O
	LCI 255	COMPLEMENT TTY START PULSE		OUT 11B	
	XRC	EXCLUSIVE-OR REG. C		OUT 12B OUT 13B	WRITE TO OUTPUT 2 WRITE TO OUTPUT 3
	OUT 12B	OUTPUT 2, OUTPUT START PULSE		LBI 8	LOAD 8 TO REC. B
ry i n	LEI 248 Cal TTYD1	TTY DATA SAMPLING COUNTER TTY DELAY - 9.012 MSEC.		LCI 0	LOAD O TO REG. C
	INP OB	READ TTY DATA INPUT		LHI 8	LOAD 8 TO REG H
	LCI 255	COMPLEMENT TTY DATA		LLI O	LOAD O TO REC. L
	XRC		LM1	XRA	CLEAR AC
	OUT 12B	OUTPUT 2, TTY DATA OUT	LM2	LMA	LOAD AC TO MEMORY
	RAR	STORE TTY DATA		INL	L = L + 1
	LAB	LOAD TTY DATA TO REC. B		CPL JFZ LM2	AC - L JUMP IF AC IS NOT ZER
	LBA	LOAD AC TO REG. B		INH	H = H + 1
	INE	E = E + 1		LAI 12	LUAD 12 TO AC
	JFZ TTYIN			CPH	AC-H
	LAB	LOAD REG. B TO AC		JFZ LM1	JUMP IF AC IS NOT ZER
	OUT 11B	OUTPUT 1, TTY CHARACTER		LHI 8	
•	SUI 128	REMOVE PARITY BIT	REPT4	LAB	LOAD REC. B TO AC
	LBA Cal ttydi	STORE TTY INPUT DATA	DEDTO	OUT 10B	
	LAI 1		REPT3	LLC LAC	LOAD REC. C TO L LOAD REC. C TO AC
	OUT 12B	SUPPRESS TTY		OUT 13B	HONE MEET O IO NO
	RET			LAI 255	LOAD 255 TO AC
TYD1	LDI 115	9.012 MSEC. DELAY		LMA	LOAD AC TO MEMORY
r	IND	D = D + 1	×	CPM	AC-M
	JFZ ST			JFZ ERROR	JUMP IF AC IS NOT ZER
TYD2	RET LDI 186	4.468 MSEC. DELAY	REPT2	LAH OUT 10B	LOAD REC. H TO AC
4 4 L/C		4.400 MJEC. DELMI			
	LL 100		PEDTS		CI FAR AC
15	IND	D = D + 1	REPT5	XRA	CLEAP. AC L = L + 1
12	,	D = D + 1	REPT5		$\begin{array}{l} \text{CLEAF. AC} \\ \text{L} = \text{L} + 1 \\ \text{AC} - \text{L} \end{array}$
15	IND JFZ ST2 Ret	D = D + 1	REPT5	XRA INL	L = L + 1
15	IND JFZ ST2	D = D + 1	REPT5	XRA INL CPL JTZ REPT1 LAL	L = L + 1 AC <del>-</del> L
÷ ·	IND JFZ ST2 Ret End		REPT5	XRA INL CPL JTZ REPT1 LAL OUT 11B	L = L + 1 AC - L JUMP IF AC=0 LOAD REC • L TO AC
. Me	IND JFZ STP RET END mory Chip S	Select Decodes and	REPT5	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC
. Me	IND JFZ STP RET END mory Chip S		REPT5	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M
. Me	IND JFZ ST2 RET END Smory Chip S Dutput Test LAI 15	Select Decodes and Program (A0801) LOAD 15 TO AC	REPT5	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC
. Me C	IND JFZ ST2 RET END Smory Chip S Dutput Test LAI 15 OUT 10B	Select Decodes and Program (A0801)	REPT5	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M
. Me C	IND JFZ STR RET END END Dutput Test LAI 15 OUT 10B OUT 11B	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ STP RET END Comory Chip S Output Test LAI 15 OUT 10B OUT 11B OUT 12B	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JFZ ERROR JMP REPT5 INH LAI 12 CPH	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ STP RET END Comory Chip S Output Test LAI 15 OUT 10B OUT 11B OUT 12B	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ STP RET END END Dutput Test LAI 15 OUT 10B OUT 11B OUT 12B OUT 13B OUT 14B OUT 15B OUT 16B	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ STP RET END END Dutput Test LAI 15 OUT 10B OUT 10B OUT 12B OUT 12B OUT 13B OUT 14B OUT 15B OUT 15B OUT 16B OUT 17B	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ STP RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC		XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JMP REPT2	L = L + 1 AC + L JUMP IF AC=0 LOAD REC+ L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JMP REPT2 LHB	L = L + 1 AC - L JUMP IF AC=0 LOAD REC $\cdot$ L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC $\cdot$ E TO H C = C + 1
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ ERROR JFZ ERROR JFZ ERROR JFZ ERROR JFZ ERROR JFZ ERROR JFZ CONT XRA	L = L + 1 AC - L JUMP IF AC=0 LOAD REC $\cdot$ L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JMP REPT2 LHB XRA INC CPC JFZ REPT3	L = L + 1 AC - L JUMP IF AC=0 LOAD REC · L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC · P TO H C = C + 1 AC - C
. Me C	IND JFZ STP RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JMP REPT2 LHB XRA INC CPC JFZ REPT3 INB	L = L + 1 AC - L JUMP IF AC=0 LOAD REC · L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC · E TO H C = C + 1 AC - C B = B + 1
Me	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JFZ ERROR JFZ CONT XRA CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT3 INC CPC JFZ REPT3 INB LHB	L = L + 1 AC - L JUMP IF AC=0 LOAD REC · L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC · P TO H C = C + 1 AC - C
Me	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JMP REPT2 LHB XRA INC CPC JFZ REPT3 INB	L = L + 1 AC - L JUMP IF AC=0 LOAD REC · L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC · E TO H C = C + 1 AC - C B = B + 1
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT2 LHB XRA INC CPC JFZ REPT3 INB LHB LAI 12	L = L + 1 AC - L JUMP IF AC=0 LOAD REC $\cdot$ L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC $\cdot$ E TO H C = C + 1 AC - C B = B + 1 LOAD REC $\cdot$ E TO H
. Me C	IND JFZ STP RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT3 INB LAI 12 CPC JFZ REPT3 INB LAI 12 CPB JFZ REPT4 JMP BECIN	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. P TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT3 INE LHB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. P TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B LOAD 240 TO AC
. Me C	IND JFZ STP RET END END Dutput Test LAI 15 OUT 10B OUT 12B OUT 12B OUT 13B OUT 14B OUT 15B OUT 16B OUT 16B OUT 16B OUT 17B CAL DELAY CAL CAL CAL CAL CAL CAL CAL CAL CAL CAL	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC.	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JFZ ERROR JFZ ERROR JFZ CONT XRA CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT4 JFP BECIN LAI 240 ADB	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. P TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B
. Me C	IND JFZ ST2 RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO DUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 252B(OCTAL) TO REC. C	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT2 LHB XRA INC CPC JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT4 JFZ REPT1 LAI 240 ADB OUT 10B	L = L + 1 AC - L JUMP IF AC=0 LOAD REC + L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC + TO H C = C + 1 AC - C B = B + 1 LOAD REC + TO H AC-B LOAD 240 TO AC AC=AC+E
. Me C	IND JFZ STP RET END END END END END END END END	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 252B(OCTAL) TO REC. C LOAD 0 TO REC. H	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JFZ ERROR JMP REPT2 LHB LHB LHB LHB LAI 12 CPC JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240 ADB OUT 10B LAL	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. P TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B LOAD 240 TO AC
. Me C Egin	IND JFZ STP RET END END Dutput Test LAI 15 OUT 10B OUT 12B OUT 12B OUT 12B OUT 14B OUT 15B OUT 16B OUT 16B OUT 16B OUT 17B CAL DELAY CAL DELAY	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO DUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 252B(OCTAL) TO REC. C	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JTZ CONT XRA INC CPC JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT3 INB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240 ADB OUT 10B LAL OUT 11B	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAF AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. E TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B LOAD 240 TO AC AC=AC+F LOAD REC. L TO AC
. Me C EGIN	IND JFZ STP RET END Dutput Test LAI 15 OUT 10B OUT 12B OUT 12B OUT 12B OUT 13B OUT 14B OUT 15B OUT 16B OUT 16B OUT 16B OUT 17B CAL DELAY CAL DELAY	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 259E(OCTAL) TO REC. C LOAD 0 TO REC. H LOAD H TO AC	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JFZ ERROR JMP REPT2 LHB LHB LHB LHB LAI 12 CPC JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240 ADB OUT 10B LAL	L = L + 1 AC - L JUMP IF AC=0 LOAD REC + L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC + TO H C = C + 1 AC - C B = B + 1 LOAD REC + TO H AC-B LOAD 240 TO AC AC=AC+E
. Me C Egin	IND JFZ ST? RET END END Dutput Test LAI 15 OUT 10B OUT 12B OUT 12B OUT 12B OUT 13B OUT 14B OUT 15B OUT 15B OUT 15B OUT 16B OUT 17B CAL DELAY CAL D	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 252B(OCTAL) TO REC. C LOAD 0 TO REC. H	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT2 LHB LHB LAI 12 CPC JFZ REPT3 INB LHB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240 ADB OUT 10B LAL OUT 11B LAM	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAF AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. E TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B LOAD 240 TO AC AC=AC+F LOAD REC. L TO AC
. Me C egin	IND JFZ STP RET END Dutput Test LAI 15 OUT 10B OUT 12B OUT 12B OUT 12B OUT 13B OUT 14B OUT 15B OUT 16B OUT 16B OUT 16B OUT 17B CAL DELAY CAL DELAY	Select Decodes and Program (A0801) LOAD 15 TO AC WRITE TO OUTPUT O DELAY 16.436 MSEC. CLEAR AC LOAD 240 TO REC. C LOAD 259E(OCTAL) TO REC. C LOAD 0 TO REC. H LOAD H TO AC	REPT1 CONT	XRA INL CPL JTZ REPT1 LAL OUT 11B XRA CPM JFZ ERROR JMP REPT5 INH LAI 12 CPH JTZ CONT XRA CPM JTZ CONT XRA CPM JFZ ERROR JFZ ERROR JFZ REPT3 INB LAI 12 CPC JFZ REPT3 INB LAI 12 CPB JFZ REPT4 JMP BECIN LAI 240 ADB OUT 10B LAL OUT 11B LAM OUT 12B	L = L + 1 AC - L JUMP IF AC=0 LOAD REC. L TO AC CLEAR AC AC-M JUMP IF AC IS NOT ZER H = H + 1 LOAD REC. P TO H C = C + 1 AC - C B = B + 1 LOAD REC. P TO H AC-B LOAD 240 TO AC AC=AC+P LOAD REC. L TO AC LOAD REC. L TO AC

**99** 

## Ε.

Bootstrap Loader Program (Intel Tape Numbers A0860, A0861, A0863, Nov. 16, 1972)

		(Inte	Тар	e Num			A0861,	A0863, Nov. 1									
0	6	1		BECIN	ORG LA 1			SUPPRESS TTY	131	16 68	126	0		INC JMP	BD3		C=C+1
5	85 168				0UT XRA			OUTPUT 2 CLEAR AC	135				BD4	LBI			B = 10 AC=AC+B
4	87				OUT			OUTPUT 3 - TAPE R	139	200				LBA			LOAD AC TO REC B
5	0			EADER (	HLT				139	6 130	48			LAI ADC	48		A=A+48 A=A+C
6 9	68	206	1	*	JMP	START			142	48 248				INL LMA			L=L+1 LOAD A TO M
9 9				*TELET	PE T	APE READER	8 1/0 CON	TEOL	144		48			LAI ADB	48		A=A+48 A=A+B
9	6	1		TAPE	LAI	1		TAPE READER ENAPL	147	48				I NL			L=L+1
11	87			E CODE	out			OUTPUT 3 - ENABLE	148	248 7				LMA RET			LOAD A TO M RETURN
12	0			TAPE I TTY	READE	R		WAIT FOR TTY STAR	150				* *TTY 01	JTPU	T ROUTINE		
13		194		TPULS		194		TTY DELAY - 4 MSE	1 50				*	-	•		
		194		с.		.,,			150 152	22 70	253 55	0	TTYOUT TTYO		253 TTYD1		C=253 DELAY - 9.012 MSE
15 16	24 72	15	0	ST2	IND JFZ	ST2			155	16			С•	INC			C=C+1
19	168			LE COD	XRA			TAPE READER DISAB	156	72	152	0		JFZ	ττγο		5-0.1
80	87				OUT			OUTPUT 3. DISABLE		85					12B		TTY START PULSE
21	85			TAPE	OUT			OUTPUT 2, OUTPUT	161	22 70	248 55	0	TTYI		248 TTYD1		REG C=248 TTY DELAY - 9.012
22	38	248		START	PULSE LEI			TTY DATA SAMPLING		193			MSEC .	LAB			LOAD DATA TO AC
24	70	55	0	COUNT TTYIN	ĒR	TTYDI		TTY DELAY - 8.7	167	85				OUT	128		OUTPUT DATA
		55	0	SEC .					1	26			RY	RAR			STORE DATA IN CAR
27	65			UT	INP	0B .		READ TTY DATA INF	169 170	200	.0			LBA LAI	0		LOAD A TO F AC = 0
28	44	255		TA	XRI	255		COMPLEMENT TTY DA	172	26				RAR	ů.		RESTORE DATA BIT
30	85				OUT	12B		OUTPUT 2. TTY DAT	174	129 200				ADB LBA			RESTORE DATA STORE
31	26			A OUT	RAR			STORE TTY DATA	175		163	0		INC JFZ	TTYI		C=C+1 JUMP IF AC IS NOT
35	193			REG. B	LAB			LOAD TTY DATA TO					ZERO				
33	56				RAR				179	70	55	0	MSEC.	UAL	TTYDI		TTY DELAY - 9.012
34	200 32				LBA INE			LOAD AC TO REC. E E = E + 1	182	6 85	1			LAI	1 128		A=A+1 SUPPRESS TTY
36	72	24	0	IS NOT		TTYIN		JUMP IF ZERO F/F	185	7				RET			30111020 111
	193			13 801	LAB			LOAD REG. B TO AC					* *CARRIA	ACE 1	RETURN & LINE	FEED	
40 42	36 200	127			ND I LBA	127		REMOVE PARITY BIT STORE TTY INPUT I		14	1 41		* CRLF	1.81	215B		CARRIACE RETURN -
43	70	55	0	ATA	CAL	TTYDI							CR				
46	6	1	U		LAI	1			188		150 138	0	LF		TTYOUT 212B		TYPE CR LINE FEED - LF
48 49	85 7				RET	12B		SUPPRESS TTY	193	70 7	1 50	0		CAL	TTYOUT		TYPE LF
	192 192				LAA LAA			NOP	197	•			*				
52	192				LAA				197				*ERROR *	SIG	NAL		
	192 192				LAA LAA				197		191 150	0	ERROR		277B TTYOUT		(?) TYPE (?)
55 55				* *TTY D	FLAY	- 8.7 MSE	c.		202	7		Ū.		RET			
55				*					203 203				* *TYPE E	AN	D IDENTIFY RAM	BANK	
55 57	30 24	121		TTYDI ST	IND	121		8.7 MSEC. DELAY D=D+1	203 203	70	186	0	* ADRESH	CAL	CRLF		
58 61	72 7	57	0		JFZ Ret	ST			206 208	14	194	0		LBI	302B TTYOUT		LOAD (B)
62	·			*		NADY CONSE	0.0101		211		150 12	õ			TTY		TYPE (B) Call for TTY KB I
62 62				*		NARY CONVE	RSION		214	249			NPUT	LMB			STORE INPUT IN ME
62 63	199	48		BCDBIN	LAM SUI	48		LOAD LSD TO A AC=AC-48	215	7			MORY	RET			· ·
	200 49				LBA DCL			LOAD A TO B L=L-1	216				*				
67	199				LAM			LOAD M TO A	216 216				*TYPE 6 *	AN	D IDENTIFY INI	TIAL A	ND FINAL LOCATION
68 70	20 224	48			SUI LEA			A=A-48 Load a to e		70	186 193	0	ADRESL		CRLF 301B		LOAD (A)
	104		0	BBI		BB2		IF A=0 JUMP	551	70	150	0		CAL	TTYOUT		TYPE (A)
74 76	6 129	10			LAI			AC=10 AC=AC+B	227	22	186 253	0	ADI		CRLF 253		C=253
	200 33				LPA DCE			LOAD AC TO REC. 1 E=E-1	229	70	12	0	AD2 NPUT	CAL	TTY		CALL FOR TTY KB I
79	68	71	0		JMP	BB1				48				INL			L=L+1
82 83	49 199			BB2	DCL LAM			L=L-1 Load M to A		249			то м	LMB			LOAD TTY KE INPUT
84	20 224				SUI	48		A=A-48 LOAD A TO E		16 72	229	0		INC JFZ	AD2		C=C+1 JUMP IF C IS NOT
87	104	98	0	BB3	JTZ	BB4			238		-	-	ZERO				
90 92	6 129	100			LAI ADB	100		AC=100 AC=AC+B	239				*	RET,			
93 94	200 33				LBA DCE			LOAD AC TO REG. 1 E=E-1	239				*DATA 1	INPU	T ROUTINE		
95	68	87	0		JMP	BB3		<b>U-L</b>	239 242	70 6		0	DATAIN				READ TAPE
98 99				884 *	RET				244	185				CPB			LOAD (B) SEARCH FOR (B)
99 99				*BINA	RY TO	BCD CONVE	RSION		245	72	239	0	(B)	JFZ	DATAIN		JUMP IF IT IS NOT
99	46	11		BINBCI					248	46 54	11			LHI			H=11
101	54 22	241		BNBD	LCI	241 0		CLEAR REC. C	252	6	248			LAI	255 248		L=255 DATA BIT COUNTER
105	193			2D1	LAB	100		AC=AC-100	254	248			NTR	LMA			STORE DATA BIT CO
108	96	115	0	201	JTC	BDS		JUMP IF AC<100	255			0			TAPE		READ TAPE
	16 68	106	0		I NC JMP	BDI		C≖C+1	258		250		ATA		250		MEMORY LOC. FOR D
		100		BD2 B		100		LOAD 100 TO REC.	260 262	6 185	80			LA I CPB	120B		LOAD (P) SEARCH FOR (P)
	129			U	ADB			AC=AC+B	263	104	40	ı		JTZ	PDATA		IF (P) STORE (1)
118	200 6					48		LOAD AC TO REG. 1 A=A+48	268	6 185				CPB	116B		LOAD (N) SEARCH FOR (N)
121	130				A DC	:		A=A+C LOAD A TO MEMORY		104		1			NDATA 102B		IF (N) STORE (O) LOAD (B)
123	248 22	0			LCI	0		CLEAR REC. C	274	185		c		CPB	DATA1		SEARCH FOR (B)
	193	10		BD3		10		LOAD B TO A AC=AC-10	1			0	T INSTR	RCTI	DN		IF (B) DELETE LAS
		135	0		JTC	BD4		JUMP IF AC<10	1 278	6	127			LAI	177B		LOAD (RO)

														- -
280 281	185	34	1		CPB JFZ	FMEROR	SEARCH FOR RUBOUT JUMP IF NOT RUBOU	436	7		IN M	RET		
284	70	90	1	т	CAL.	RUBOUT	CALL FOR RUBOUT R	437 437		•	*		1 DAM	
				OUTINE			SHELL FOR RECOVER	437			*581 4	DDRESS TO 110	I RAM	· · · ·
287 290	68 70	255 98	0	FMEROR		DATA2 FORMAT	CALL FOR FORMAT E		6 11 4 252		SETMA	LHI 11 LLI 252		H=11 L=252
293	68	89	1	RROR RO		NE DATAEN		441 22	3			LDM		BANK NO TO P
296	6	í	•	PDATA			REPLACE (P) WITH	442 4				INL Lam		L=L+1=253 INIT ADR TO E
298	26			(1)	RAR	~	ROTATE RIGHT	444 8	1		ουτ ο	OUT 10B		WRITE ADDRESS TO
299	199				LAM			445 24				LLA		LOAD AC TO L
300 301	248				ral Lma		ROTATE LEFT		5 7			LHD RET		D TO H = BANK NO
302 305		53	1	NDATA	JMP XRA	DATA3	CLEAR AC AND CARR	448			* *ADDRE:	55 CHECKINC		
306				Y				448			*			
307	18				LAM RAL		ROTATE LEFT		4 254		ACHECK	LHI 11 LLI 254		H=11 L=254
308 309	248 54 :	255		DATA3	LMA LLI	255		452 19	9		TO AC	LAM		LOAD FINAL ADRES.
311 312	207 8				LBM		LOAD M TO B INC DATA BIT COUN	453 4 454 19				DCL CPM		L=L-1=253
	-			TER			INC DATA BIT COUN	455 10	4 205	1		JTZ CHECK		COMPARE:AF-AI JUMP IF AF-AI=0
313 314	249 72 :	255	0		LMB JFZ	DATA2	JUMP IF B IS NOT	458 21 459 1				LCM INC		LOAD AI TO AC AI=AI+1
317	70	9	0	Z ERO FDATA	CAL	TAPE	CALL FOR TAPE INP	460 25	0 7		CHECK	LMC RET		LOAD AT TO MEMORY
			Ū	UT				462			*			
320	6 185	70			LAI CPB	106B	LOAD (F) Search for (F)	462 462			*PROGRA	AM BEGINS		
353	104	88	1	IS (F)	JTŹ	DATA4	STORE DATA IF IT		0 186	0	START	CAL CRLF LBI 252B		B=252B
326	6	66		15 (17		102B	LOAD (B)	467 7	0 150	0		CAL TTYOUT		TYPE (*)
328 329	185	248	0			DATAI	SEARCH FOR (B) Delete last instr	470 7	0 12	0	NPUT	CAL TTY		CALL FOR TTY KB I
332	6	127		UCTION		IT IS (B) 177B	LOAD (RO)	473 475 18				LAI 124B CPB		LOAD (T) TO AC AC-B
334	185				CPB		SEARCH FOR (RO)	476 10	43	5 2 3		JTZ TAPEIN		JUMP IF AC-B=0
335	72	34	1	(RO)	JFZ	FMEROR	JUMP IF IT IS NOT	479 481 18	669 5			LAI 105B CPB		AC=105B,(E) AC-B
338	70	90	1	TINE	CAL	RUBOUT	CALL FOR (RO) ROU	482 10 485	4 31 6 82	2		JTZ EXECUT LAI 122B		JUMP IF AC-B=0 AC=122B, (R)
	68	255	0			DATA2		487 18	5.			CPB		AC-B
344	168			DATA4 Y	XRA		CLEAR AC AND CARR	488 10 491	4 6 6 67	2		JTZ READIN LAI 103B		JUMP IF AC-B=0 AC=103B, (C)
345 346	7			DATAEN	RET			493 18		2		CPB JTZ CONTIN		AC-B JUMP IF AC-B=0
346				*RUBOUT	r RO	JT I NE		497	676	2		LAI 114B		AC=114B, (L)
	192	÷.,		∓ RUBOUT		· · ·	NOP	499 18 500 10	4 94	2		CPB JTZ LISTIN		AC-B JUMP IF AC-B=0
347 348					LAA			503 505 18	6 80 5			LAI 120P CPB		AC=120B, (P) AC-B
349 350					LAA	· · · · · · · · · · · · · · · · · · ·		506 10	4 1 8 1	2		JTZ PROGRM		JUMP IF AC-B=0
	192								0 197	0		CAL ERROR		TYPE (?)
					LAA				8 206	1		JMP START		
352					LAA LAA RET	• •		515	0 200	1	* *1.040 1		1101 RAM	а
352 353 354	192			*	LAA RET	THE BOUTINE		515 515 515			*	DATA INPUT TO	1101 RAM	н 1. 1. 1.
352 353 354 354 354	192 7			*	LAA RET I ER	ROR ROUTINE		515 515 515 515 515 7	0 141 0 239	1 0	* TAPEIN READIN	DATA INPUT TO Cal entera Cal datain	1101 RAM	ENTER ADDRESS READ TAPE INPUT R
352 353 354 354 354 354 354	192		0		LAA RET I ER LBI		LJAD (SP) Type (SP)	515 515 515 515 515 7	0 141 0 239	1	* TAPEIN	DATA INPUT TO Cal entera Cal datain	1101 RAM .	READ TAPE INPUT R
352 353 354 354 354 354 356 359	192 7 14 70 14	150 198		* Format	LAA RET I ER LBI CAL LBI	2409 TTYOUT 3068	TYPE (SP) LOAD (F)	515 515 515 515 7 518 7 521 2 522 9	0 141 0 239 6 6 206	1	* TAPEIN READIN	DATA INPUT TO CAL ENTERA CAL DATAIN RAR JTC START	1101 RAM .	READ TAPE INPUT R Check for fe flac Jump IF Carry=1
352 353 354 354 354 354 356 359 361 364	192 7 14 70 14 70 14	150 198 150 197	0	* Format	LAA RET LBI CAL LBI CAL LBI	240B TIYOUT 306B TIYOUT 305B	TYPE (SP) LOAD (F) Type (F) LOAD (E)	515 515 515 515 7 518 7 521 2 522 9 525 527 21	0 141 0 239 6 6 206 4 250 5	1 0 1	* TAPEIN READIN	DATA INPUT TO CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C
352 353 354 354 354 354 356 359 361 364 366 369	192 7 14 70 14 70 14 70 70	150 198 150 197 150 186		* Format Lista	LAA RET I ER LBI CAL LBI CAL LBI CAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF	TYPE (SP) Load (F) Type (F)	515 515 515 515 7 518 7 521 2 522 9 525 527 21	0 141 0 239 6 6 206 4 250	1 0	* TAPEIN READIN	DATA INPUT TO CAL ENTERA CAL DATAIN RAR JTC START LLI 250	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250
352 353 354 354 354 354 356 359 361 364 366	192 7 14 70 14 70 14 70 70 54	150 198 150 197 150 186	0	* Format	LAA RET I ER LBI CAL LBI CAL LBI CAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF	TYPE (SP) LOAD (F) Type (F) LOAD (E)	515 515 515 515 515 7 518 7 521 2 522 9 525 527 21 528 7 531 19	0 141 0 239 6 206 4 250 5 0 181 4	1 0 1	* TAPEIN READIN OUTINE	DATA INPUT TO CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C
352 353 354 354 354 356 359 361 364 366 369 374 375	192 7 14 70 14 70 14 70 54 207 70	150 198 150 197 150 186 253 99	0	* Format Lista	LAA RET LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINECD	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV	515 515 515 515 515 7 518 7 521 2 522 9 525 5 527 21 528 7	0 141 0 239 6 206 4 250 5 0 181 4 3	1 0 1	* TAPEIN READIN OUTINE S	DATA INPUT TO CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C
352 353 354 354 354 356 369 361 366 369 372 374 375 378 380	192 7 14 70 14 70 14 70 54 207 70 38 49	150 198 150 197 150 186 253 99	0 0	* Format Lista	LAA RET LEI CAL LEI CAL LEI CAL LEI LEI LEI DCL	2409 TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1	515 515 515 515 515 521 522 525 527 527 527 527 528 7 531 9 532 8 533 24 533 24 534 7	0 141 0 239 6 206 4 250 5 0 181 4 3 8 0 192	1 0 1 1	* TAPEIN READIN OUTINE	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI
352 353 354 354 354 354 354 364 366 369 372 374 375 378 378 381	192 7 14 70 14 70 14 70 54 207 70 38	150 198 150 197 150 186 253 99	0 0	* Format Lista	LAA RET LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LEI	240B TTYOUT 306B TTYOUT 305B CRLF 253 BINECD 253	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV E=253	515 515 515 515 515 515 521 522 525 527 21 528 527 527 531 532 6 533 24 533 24 534 7 537 10	0 141 0 239 6 206 4 250 5 0 181 4 3 8 0 192	1 0 1	* TAPEIN READIN OUTINE S	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0
352 353 354 354 354 354 359 361 369 372 374 375 378 380 381 381 383	192 7 14 70 14 70 14 70 54 207 70 38 49 199 4	150 198 150 197 150 186 253 99	0 0	* Format Lista Printa	LAA RET I ER LBI CAL LBI CAL LBI CAL LLI LBI CAL LLI LEM CAL LLI DCL LAM ADI	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINECD 253	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128	515 515 515 515 515 521 522 527 527 527 527 527 537 532 532 8 533 24 534 7 537 10 543 4	0 141 0 239 6 206 4 250 5 0 181 4 3 8 0 192 4 206 6 11	1 0 1 1	* TAPEIN READIN OUTINE S	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11
352 353 354 354 354 359 361 364 369 372 374 375 378 380 382 382 382 383 382 383	192 7 14 70 14 70 14 70 54 207 38 49 199 200 70	150 198 150 197 150 186 253 99 253 128	0 0	* Format Lista Printa	LAA RET I ER LBI CAL LBI CAL LBI CAL LBI CAL LEI DCL LBM CAL LAM ADI LBA CAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINECD 253 128 TTYOUT	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION	515 515 515 515 515 525 527 527 527 527 527 527 527 531 19 532 532 533 24 533 24 534 7 537 10 540 6 543 4 545 547	0 141 0 239 6 206 4 250 5 0 181 4 3 8 8 0 192 4 206 8 6	1 0 1 1	* TAPEIN READIN OUTINE S RY EXECUT BANKO	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION
352 353 354 354 354 356 356 361 366 362 372 374 375 378 380 380 382 388 388 388 388 388 388 388 388 388	192 7 14 70 14 70 14 70 70 507 70 38 49 9 49 9 49 9 4 200 70 0 48 32	150 198 150 197 150 186 253 99 253 128 150	0 0 0	* Format Lista Printa	LAA RET I ER LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LLI LAM ADI LBA ADI LBA	2409 TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1	515 515 515 515 515 522 522 525 527 21 528 531 528 7 531 532 8 533 24 533 24 534 537 10 540 6 543 4 545 55	0 141 0 239 6 206 4 250 5 0 181 4 3 8 8 0 192 4 206 6 11	1 0 1 1	* TAPEIN READIN OUTINE S RY EXECUT	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION
352 353 354 354 356 356 366 366 366 367 372 378 378 378 378 380 381 388 388 388 388 388 388 388 388 388	192 7 14 70 14 70 14 70 70 38 49 199 49 200 70 38	150 198 150 197 150 186 253 99 253 128 150	0 0 0	* Format Lista Printa	LAA RET I ER LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LLI LAM ADI LBA ADI LBA	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT	TYPE (SP)           LOAD (F)           TYPE (F)           LOAD (E)           TYPE (E)           Le253           LOAD MEMORY TO B           BIN TO BCD CONV           E=253           L=L-1           L=L-1           LOAD MSD TO AC           AC=AC+128           LOAD AC TO B           TYPE BCD LOCATION           L=L+1	515 515 515 515 521 522 527 527 527 527 527 527 527 527 527	0 141 0 239 6 206 4 250 5 181 4 3 3 8 0 192 4 206 6 11 4 240	1 0 1 1	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANKO	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4400B EQU 5000B EQU 5000B EQU 5000B	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION
352 353 354 354 354 354 356 361 362 362 374 362 374 375 380 381 382 383 385 383 385 383 385 385 385 385 385	192 7 7 14 70 14 70 14 70 14 70 54 207 70 38 49 9 199 4 200 7 0 48 32 72 6	150 198 150 197 150 186 253 99 253 128 150	0 0 0	* FORMAT LISTA PRINTA FMI	LAA RET I ER LBI CAL LBI CAL LBI CAL LLI LLBM CAL LLI LLM ADI LLAM INE CAL LAI INE LAI	2408 TTYOUT 3068 TTYOUT 3058 TTYOUT CRLF 253 BINECD 253 128 TTYOUT FM1	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1	515 515 515 515 521 522 527 527 527 527 527 527 527 527 527	0 141 0 239 6 206 4 250 5 0 181 4 3 8 8 0 192 4 200 6 11 4 240 0 203 0 186	1 1 1 1 2	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4400B EQU 4400B EQU 5400B CAL ADRESH CAL CALF	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 1 LOCATION BANK 1 LOCATION BANK 3 LOCATION ENTER BANK NO
352 3534 3544 3544 3544 3543 3614 362 374 375 3780 3745 3780 3823 3823 3883 3883 3883 3883 3883 38	192 7 14 70 14 70 14 70 70 54 70 38 49 49 199 4 200 70 48 322 72	150 198 150 197 150 186 253 99 253 128 150	0 0 0	* FORMAT LISTA PRINTA FMI 0	LAA RET I ER LBI CAL LBI CAL LBI CAL LLI LLI DCL LAM ADI LBA CAL LBA CAL LAI INL BCL LAA RET	2409 TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG	$\begin{array}{c} 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515$	0 141 0 239 6 206 4 250 0 181 4 3 8 0 192 4 3 8 0 192 8 6 6 11 4 240 0 203 0 186 0 48	1 1 1 1 2	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 5400B CAL ADRESH CAL CRLF LAM	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK NO LOAD MEMORY TO AC AC=AC-48
352 353 354 354 354 356 361 362 375 375 378 375 378 381 385 388 388 388 388 388 388 388 388 388	192 7 7 14 70 14 70 14 70 14 70 54 207 70 38 49 9 199 4 200 7 0 48 32 72 6	150 198 150 197 150 186 253 99 253 128 150	0 0 0	* FORMAT LISTA PRINTA FMI 0	LAA RET I ER LBI CAL LBI CAL LBI CAL LLI LLI DCL LAM ADI LBA CAL LBA CAL LAI INL BCL LAA RET	2408 TTYOUT 3068 TTYOUT 3058 TTYOUT CRLF 253 BINECD 253 128 TTYOUT FM1	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG	515           515           515           515           515           515           515           515           515           515           515           515           515           515           521           522           527           528           531           532           6           533           534           533           547           553           19           547           556	0 141 0 239 6 206 4 250 5 181 4 3 8 0 192 4 206 6 11 4 240 0 203 0 186 9 0 48 8 8	1 1 1 1 2	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4400B EQU 4400B EQU 4400B EQU 5000B CAL ADRESH CAL CRLF LAM SUI 48 ADI 8	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC-48
352 353 354 354 354 354 354 354 354 359 361 364 369 372 374 363 375 378 80 381 382 375 378 80 381 382 383 385 389 390 391 394 397 397 397	192 7 14 70 14 70 14 70 14 70 54 70 38 49 49 199 4 200 70 38 22 72 6 7 46	150 198 150 197 150 186 253 299 253 128 150 126 1	0 0 0	* FORMAT LISTA PRINTA FMI 0	LAA RET I ER CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LAI RET INL INL SFZ LAI RET CAL LHI RET CAL LBI CAL LLBI CAL LLI R CAL LLI R CAL LLI LBI CAL LLI LBI CAL LLI LBI CAL LLI LA LA LI LA LI LA LLI LA LI LI LA LLI LA LLI LLI	240B TTYOUT 306B TTYOUT CRLF 253 BINECD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11	TYPE (SP)         LOAD (F)         TYPE (F)         LOAD (E)         TYPE (E)         L=253         LOAD MEMORY TO B         BIN TO BCD CONV         E=253         L=L-1         L=L-1         L=L-1         L=L-1         L=L-1         L=L-1         JOAD MSD TO AC         AC=AC+128         LOAD AC TO B         TYPE BCD LOCATION         L=L+1         JUMP IF E IS NOT         FORMAT ERROR FLAG         M INTO BINARY REP.         H=11	515 515 515 515 522 527 521 528 527 527 527 527 527 527 527 527 527 537 537 537 537 537 537 537 537 537 547 547 547 547 547 547 547 547 553 547 553 559	0 141 0 239 6 206 4 250 5 2 0 181 4 3 8 0 192 4 206 6 11 4 240 0 203 0 186 9 0 48 9 0 48 9 6 8	1 1 1 1 2	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 400B CAL ADRESH CAL ADRESH CAL CALFF LAM SUI 48 ADI 8 LHA LAI 8	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC-48 LOAD AC TO H AC=8
352 353 354 354 354 354 354 354 354 359 361 359 361 364 369 372 374 364 365 375 378 383 385 375 378 380 381 382 390 391 394 396 397 397 397 397 397	192 7 14 70 14 70 14 70 70 54 70 38 207 70 38 207 70 38 207 70 38 207 70 38 207 70 38 207 70 54 70 70 70 70 70 70 70 70 70 70 70 70 70	150 198 150 197 150 186 253 99 253 128 150 126 1 126 1 1240 203	0 0 0 1	* FORMAT LISTA PRINTA FMI 0 * ENTER ENTER ENTERA ENTERH	LAA RET LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LLI LLBM CAL LLI LLBM CAL LADI LADI LADI LADI LAA LLI LLI LAA CAL LLI LLI LLI LLI LAA CAL LLI LLI CAL LLI LLI CAL LLI LLI LLI LLI LLI LLI LLI LLI LLI L	240B TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240 ADRSH	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO.	$\begin{array}{c} 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 7\\ 518\\ 7\\ 521\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\ 2\\$	0 141 0 239 6 206 4 250 5 181 4 3 8 0 192 6 11 4 240 0 203 0 186 6 11 4 240 0 203 0 186 9 186 8 8 8 8 9 8	1 1 1 1 2	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4400B EQU 4400B EQU 5400B EQU 5400B CAL ARESH CAL CRLF LAM 48 ADI 8 LHA	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK NO LOAD MEMORY TO AC AC=AC-48 AC=AC+8 LOAD AC TO H
352 353 354 354 354 354 354 354 354 354 354	192 7 14 70 14 70 14 70 70 54 70 38 207 70 38 207 70 38 207 70 38 207 70 38 207 70 38 207 70 54 70 70 70 70 70 70 70 70 70 70 70 70 70	150 198 150 197 150 197 150 253 99 253 128 150 126 1 126 1 126	0 0 0 0	* FORMAT LISTA PRINTA FMI 0 * ENTER ENTER ENTERA ENTERH	LAA RET LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LLI LLBM CAL LLI LLBM CAL LADI LADI LADI LADI LAA LLI LLI LAA CAL LLI LLI LLI LLI LAA CAL LLI LLI CAL LLI LLI CAL LLI LLI LLI LLI LLI LLI LLI LLI LLI L	2409 TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240	TYPE (SP)         LOAD (F)         TYPE (F)         LOAD (E)         TYPE (E)         LE253         LOAD MEMORY TO B         BIN TO BCD CONV         E=253         L=L-1         L=L-1         L=L-1         LOAD MSD TO AC         AC=AC+128         JUAD AC TO B         TYPE BCD LOCATION         L=L+1         JUMP IF E IS NOT         FORMAT ERROR FLAG         M INTO BINARY REP-         H=11         L=240	$\begin{array}{c} 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515$	0 141 0 239 6 206 4 250 5 181 4 3 8 0 192 6 11 4 240 0 203 6 11 4 240 0 203 0 186 8 6 11 4 240 0 203 6 9 0 4 8 8 6 9	1 1 1 1 2 0 0	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 5000B EQU 5000B EQU 5000B EQU 5000B EQU 5000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B EQU 4000B CAL ADRESH CAL CRLF LAM LAI 8 CPH JTZ EANKO LAI 9	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 359 361 359 361 364 369 372 374 364 365 375 378 383 385 375 378 380 381 382 390 391 394 396 397 397 397 397 397	192 7 14 70 14 70 14 70 14 70 207 70 38 207 70 38 207 207 70 49 49 49 200 0 0 48 322 72 6 7 7 207 7 0 38 32 7 7 0 49 49 49 49 40 7 0 40 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	150 198 150 197 150 186 253 99 253 128 150 126 1 126 1 1240 203	0 0 0 1	* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS	LAA RET I ER LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LBI CAL LLI LBM CAL LLI INE JFZ LAI RET ADD LLI LLI CAL LCA LAA CAL LBI CAL LLI LBI CAL LLI LBI CAL LLI LBI CAL CAL LLI LBI CAL CAL LCI LLI CAL LCI LLI CAL LCI LLI CAL CAL LCI LLI CAL CAL LCI LI LI LI LI LI LI LI LI LI LI LI LI LI	240B TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240 ADRSH	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO.	$\begin{array}{c} 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515\\ 515$	0 141 0 239 6 206 4 250 0 181 4 3 8 0 192 4 206 6 11 4 240 0 186 4 240 0 186 9 4 20 1 86 9 4 0 9 4 0	1 1 1 1 2 0 0	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4400B EQU 4000B EQU 5000B EQU 5	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 359 361 364 369 372 378 378 380 381 382 375 378 380 381 382 375 378 380 381 382 379 390 390 390 391 394 404 407 410	192 7 14 70 14 70 14 70 14 70 54 207 70 38 49 49 199 4 200 70 48 207 72 6 77 46 54 70 70 70 70 70 70 70 70	150 198 150 197 150 186 253 99 253 128 150 126 1 1240 203 216 224 186	0 0 0 1 1	* FORMAT LISTA PRINTA FMI - - 0 * ENTER ENTERA ENTERH ENTERH ENTERH	LAA RET I ER LBI CAL LBI CAL LBI CAL LLI LEN LCAL LLI LCAL LCAL LCAL LCAL LAM RET ADDCL LAI RET ADDCL LAA CAL LLI LLI CAL LCAL LCAL LCAL LC	240B TTYOUT 306B TTYOUT CRLF 253 BINECD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240 ADRESL ADRESL AD1 CRLF	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER FINAL ADDRE	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           521           522           527           532           532           532           532           532           532           531           532           533           533           534           534           543           543           547           547           547           547           547           547           547           547           547           547           547           550           556           557           562           562           563	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 2 0 0 0 8 9	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4400B EQU 4400B EQU 4400B EQU 5400B CAL ADRESH CAL ADRESH CAL CALFF LAM SUI 48 ADI 8 LHA 8 LHA 8 CPH JTZ BANKO LAI 9 CPH JTZ BANK1 LAI 10 CPH	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 354 354	192 7 14 70 14 70 14 70 14 70 70 38 49 49 49 49 49 49 200 7 8 800 7 8 8 207 7 8 8 6 7 7 7 0 70 70 70 70 70 70 70 70 70 70 7	150 198 150 197 150 186 253 99 253 128 150 126 1 126 1 126 1 1240 203 216 224	0 0 0 0 1 1	* FORMAT LISTA PRINTA FMI 0 * ENTER ENTERA ENTERH ENTERL RESS SS	LAA RET I ER LBIICAL LBIICAL LBIICAL LBILCAL LLI LBA CAL LLI INE LADI LADI LADI LADI LADI LADI LADI LADI	2409 TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240 ADRESH ADRESL AD1	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (E) L=253 L=253 L=L=1 L=L=1 L=L=1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER INITIAL ADD	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 2 0 0	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN CAL DATAIN CAL DATAIN TC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4400B EQU 4400B EQU 5400B EQU 540B	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 359 361 364 366 369 372 374 375 378 80 381 382 375 378 80 383 385 372 378 377 397 397 397 397 397 397 397 404 407 400 413 415	192 7 14 70 14 70 14 70 14 70 70 70 38 9 49 49 199 4 200 70 48 32 200 70 48 32 200 70 48 32 200 70 70 70 70 70 70 70 70 70 70 70 70 7	150 198 150 197 150 186 253 99 253 128 150 126 1 126 1 1240 203 216 224	000000000000000000000000000000000000000	* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS	LAA RET I ER LBI CALL LBI CALL LBI CALL LLI LLI LLI LLI LLI LLI LLI LAM CALL LI LAM CALL LAI CALL LAI CALL CALL CAL LLI CALL CALL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEM 11 240 ADRESH ADRESH ADRESL AD1 CRLF 246 BCDBIN	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER INITIAL ADD ENTER FINAL ADDRE L=246 FINAL ADRES-BINAR	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           521           522           521           522           527           528           531           532           533           533           533           533           533           533           533           547           547           547           547           547           547           547           547           547           547           547           547           547           547           547           556           567           568           574	0 141 0 239 6 206 4 250 0 181 4 3 8 0 192 8 6 11 0 203 6 6 11 9 4 8 6 9 9 4 0 9 4 0 9 11	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4400B EQU 4400B EQU 4400B EQU 5000B EQU 4400B EQU 5000B EQU 4400B EQU 5000B EQU 4400B EQU 4400B EQU 5000B EQU 4400B EQU 4400B EQU 4400B EQU 4400B EQU 5000B EQU 5000B EQU 4400B EQU 5000B EQU 4400B EQU 5000B EQU 5000B EQU 4400B EQU 5000B EQU 5000B	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 359 361 364 369 372 378 80 381 382 375 3788 383 385 375 3788 383 385 377 377 397 397 397 397 397 397 401 404 407 413 415 415 418 419	192           7           14           70           14           70           14           70           38           207           70           38           322           72           6           70	150 198 150 197 150 186 253 99 253 128 150 128 150 126 1 126 1 128 150 126 203 216 224 186 62		* FORMAT LISTA PRINTA FMI 0 * ENTER ENTERA ENTERH ENTERL RESS SS	LAA RET I ER LBI CALL LBI CALL LBI CALL LCAL LCAL LCAL LCAL LCAL LCAL LCA	240B TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESL AD1 CRLF 246 BCDBIN	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD (E) TYPE (E) L=253 LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER FINAL ADDRE ENTER FINAL ADDRE L+246 FINAL ADRES-BINAR LOAD B TO C L=L-1	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           517           522           531           532           531           532           533           533           533           533           533           534           537           537           537           537           537           537           537           537           537           547           547           547           547           547           547           547           547           547           547           547           547           547	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK2	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 400CB CAL ADRESH JTZ BANKO LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 CAL ERFOR	1101 RAM .	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 359 361 364 369 372 378 378 380 372 378 380 372 378 380 372 378 380 381 374 375 378 380 391 394 396 397 397 397 397 397 397 397 397 397 397	192           7           14           70           14           70           14           70           38           207           70           38           322           72           6           70	150 198 150 197 150 186 253 99 253 128 150 126 1 126 1 1240 203 216 224	000000000000000000000000000000000000000	* FORMAT LISTA PRINTA FMI 0 * ENTER ENTERA ENTERH ENTERL RESS SS	LAA RET I ER LBI CALL LBI CALL LBI CALL LCAL LCAL LCAL LCAL LCAL LCAL LCA	240B TTYOUT 306B TTYOUT 305B TTYOUT CELF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEM 11 240 ADRESH ADRESL ADI CELF 246 BCCBIN	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER BANK NO. ENTER FINAL ADDRE L=246 FINAL ADRES-BINAR LOAD B TO C	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0       141         0       239         6       206         5       0         181         438       19266         6       12066         11       2066         10       186         8       9         9       0         10       186         8       9         9       0         6       10         9       0         9       0         6       10         9       0 <tr< th=""><th>1 1 1 1 2 0 0 0 8 9 10</th><th>* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3</th><th>CAL ENTERA CAL DATAIN CAL DATAIN CAL DATAIN TC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B EQU 540B</th><th>1101 RAM</th><th>READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H</th></tr<>	1 1 1 1 2 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN CAL DATAIN CAL DATAIN TC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B EQU 540B	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 356 359 361 364 356 359 372 361 364 366 359 372 375 378 380 372 375 378 380 381 384 385 385 385 390 391 394 403 407 407 410 413 415 420 423	192           7           14           70           14           70           14           70           38           207           70           38           322           72           6           70	150 198 150 197 150 186 253 99 253 128 150 128 150 126 1 126 1 128 150 126 203 216 224 186 62		* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS SS Y	LAA RET I ER LBI CALL LBI CALL LBI CALL LCAL LCAL LCAL LCAL LCAL LCAL LCA	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESL ADI CRLF 246 BCDBIN	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER FINAL ADDRE ENTER FINAL ADDRE L=246 FINAL ADRES-BINAR LOAD B TO C L=L-1	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           517           528           7           531           532           533           540           543           545           547           547           547           547           547           547           547           547           547           547           547           547           547           547           547           558           558           558           556           556           557           567           586           580           580 <t< th=""><th>0 141 0 239 6 206 4 206 4 206 4 206 6 220 181 4 206 6 220 181 4 206 6 210 6 206 11 0 208 6 20 10 20</th><th>1 1 1 1 2 0 0 0 0 8 9 10</th><th>* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3</th><th>CAL ENTERA CAL DATAIN CAL DATAIN CAL DATAIN CAL DATAIN CAL START LLI 250 CAL SETMA CAL SETMA CAL SETMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B EQU 5400B CAL ADRESH CAL CRLF LAM SUI 48 ADI 8 LNA SUI 48 ADI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERROR JMP START LHI 11 LLI 252</th><th>1101 RAM</th><th>READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H</th></t<>	0 141 0 239 6 206 4 206 4 206 4 206 6 220 181 4 206 6 220 181 4 206 6 210 6 206 11 0 208 6 20 10 20	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN CAL DATAIN CAL DATAIN CAL DATAIN CAL START LLI 250 CAL SETMA CAL SETMA CAL SETMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B EQU 5400B CAL ADRESH CAL CRLF LAM SUI 48 ADI 8 LNA SUI 48 ADI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERROR JMP START LHI 11 LLI 252	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 3 LOCATION LOAD MEMORY TO AC AC=AC-48 AC=AC-H
352 353 354 354 354 354 354 354 354 359 361 364 369 372 378 375 378 381 382 383 385 383 385 383 385 389 390 391 394 404 407 410 413 415 419 420 423 424 425	192           7           14           70           14           70           54           207           70           38           322           72           6           70           70           70           70           70           70           70           70           70           70           70           70           70           209           49           199           20	150 198 150 197 150 186 253 99 253 128 150 128 150 126 1 126 1 126 1 126 2216 224 186 62 62 48		* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS SS Y	I AAA RET I ER LBII CAL LBII CAL LBII CAL LLII CAL LLII LCAL LCAL LCAL LCAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESH ADRESL AD1 CRLF 246 BCDBIN BCDBIN	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER FINAL ADDRE ENTER FINAL ADDRE L=LA NITIAL ADRES-BINAR L=L-1 AC=AC-48	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           516           521           522           531           527           531           532           533           533           533           533           533           533           533           533           533           533           533           533           533           533           547           553           557           563           565           567           573           589           589           591           594           594           594 <th>0 141 0 239 6 206 4 5 20 1 81 4 3 8 0 192 6 11 1 206 6 11 1 206 6 11 0 197 6 206 1 207 1 2</th> <th>1 1 1 1 2 0 0 0 0 8 9 10</th> <th>* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3</th> <th>CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 5000B EQU 400B CAL ADRESH CAL CRFF LAM SUI 48 ADI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK1 LAI 11 CPH JTZ BANK3 CAL ERFOR JMP START LHI 11 LLI 252 LDM</th> <th>1101 RAM</th> <th>READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC-48 LOAD AC TO H AC=8 AC=8 AC=8 LOAD AC TO H AC=8 AC=8 AC=4 JUMP IF AC=0 D=D+1</th>	0 141 0 239 6 206 4 5 20 1 81 4 3 8 0 192 6 11 1 206 6 11 1 206 6 11 0 197 6 206 1 207 1 2	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 5000B EQU 400B CAL ADRESH CAL CRFF LAM SUI 48 ADI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK1 LAI 11 CPH JTZ BANK3 CAL ERFOR JMP START LHI 11 LLI 252 LDM	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC-48 LOAD AC TO H AC=8 AC=8 AC=8 LOAD AC TO H AC=8 AC=8 AC=4 JUMP IF AC=0 D=D+1
352 353 354 354 354 354 354 354 359 361 364 369 372 375 378 383 385 375 378 383 385 375 378 383 385 372 375 378 383 385 372 375 378 383 385 372 375 378 372 377 377 397 397 397 397 397 397 397 397	$\begin{array}{c} 192\\ 7\\ 14\\ 70\\ 14\\ 70\\ 14\\ 70\\ 14\\ 70\\ 54\\ 207\\ 70\\ 38\\ 49\\ 49\\ 199\\ 4\\ 200\\ 70\\ 48\\ 32\\ 207\\ 72\\ 6\\ 77\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70\\ 70$	150 198 150 197 150 186 253 253 128 150 126 1 126 1 126 1 1240 203 216 224 186 62 62 62 48 8		* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS SS Y	I AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	240B TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESH ADRESH ADRESH BCDBIN BCDBIN 48 8 252	TYPE (SP) LOAD (F) TYPE (F) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER BANK NO. ENTER FINAL ADDRE L+246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=M AC=AC+8 AC=AC+8 L=252	515 515 515 515 515 522 527 521 528 531 528 532 527 531 532 533 24 533 533 24 534 537 257 537 537 537 537 537 537 537 537 537 5	0 141 0 239 6 206 4 206 4 206 4 206 6 2206 181 4 206 6 11 10 208 6 24 11 07 6 10 10 20 11 07 6 20 11 07 6 20 11 07 6 20 12 20	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC CAL SETMA LAC CAL SETMA LAC CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4400B EQU 4400B EQU 5400B CAL ADRESH CAL CRLF LAM SUI 48 ADI 8 LHA LHA LAI 9 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERROR JMP START LHI 11 LLI 252 LDM	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF AC=0 BANK 0 LOCATION BANK 1 LOCATION BANK 1 LOCATION BANK 3 LOCATION BANK 1 DCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 LOCATION B
352 353 354 354 354 354 354 354 359 361 364 369 372 375 378 383 385 375 378 383 385 375 378 383 385 372 375 378 383 385 372 375 378 383 385 372 375 378 372 377 377 397 397 397 397 397 397 397 397	192           7           14           70           14           70           14           70           38           499           499           499           499           499           48           70           48           54           70	150 198 150 197 150 186 253 253 128 150 126 1 126 1 126 1 1240 203 216 224 186 62 62 62 48 8		* FORMAT LISTA PRINTA FMI 0 * *ENTER ENTERA ENTERH ENTERL RESS SS Y	I ER LAAR RET I ER LBII CALL LLII LCAL LLII LLII	240B TTYOUT 306B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESH ADRESH ADRESH BCDBIN BCDBIN 48 8 252	TYPE (SP)         LOAD (F)         TYPE (F)         LOAD (E)         TYPE (E)         L=253         LOAD MEMORY TO B         BIN TO BCD CONV         E=253         L=L-1         L=L-1         L=L-1         L=L-1         L=L-1         L=L-1         L=DAD MSD TO AC         AC=AC+128         JUMP JF E IS NOT         FORMAT ERROR FLAG         M INTO BINARY REP.         H=11         L=240         ENTER BANK NO.         ENTER FINAL ADDRE         L=246         FINAL ADRES-BINAR         LOAD B TO C         L=1         INITIAL ADRES-BIN         L=L=1         AC=AC+48	515         515           515         515           515         515           515         515           515         7           515         515           515         7           515         7           515         55           521         2           522         9           525         5           531         19           532         24           533         24           533         24           533         24           533         24           533         24           533         24           533         24           541         5           542         5           547         7           554         2           556         18           562         10           567         18           566         10           571         571           580         10           571         586           589         4           591         5      5	0       141         0       239         6       206         5       0         1       1206         6       140         0       181         206       11         009042       8         009042       8         009042       9         001866       11         00766       11         007664       152         1888       8	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B EQU 5400B CAL ADRESH CAL CRLF LAM ADI 8 LHA LHA LAI 8 CPH JTZ BANK1 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERROR JMP START LHI 11 LLI 252 LDM INU XRA	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION COAD MEMORY TO AC AC=AC-48 LOAD AC TO H AC=8 AC=AC-H JUMP IF AC=0 D=D+1 BANK+BANK+1 L=L+1 CLEAR AC
352 353 354 354 354 354 354 354 354 354 354	192           7           14           70           14           70           14           70           547           272           6           7           46           70           209           43           248           48	150 198 150 197 150 186 253 253 128 150 126 1 126 1 126 1 1240 203 216 224 186 62 62 62 48 8		* FORMAT LISTA PRINTA FMI - 0 * *ENTER ENTERA ENTERH ENTERH ENTERT RESS SS Y ARY	I ER LAAR RET I ER LBII CALL LEIL CALL LBII CALL LIN CALL LIN CALL CALL LIN CALL CALL LIN CALL CALL LIN CALL CALL LIN CALL CALL LIN LIN CALL CALL CALL LIN LIN CALL CALL CALL CALL CALL CALL CALL CAL	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESL AD1 CRLF 246 BCDBIN BCDBIN 48 8 252	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER INITIAL ADDRE ENTER INITIAL ADDRE L=246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=AC-48 AC=AC-48 L=252 STORE BANK NO IN L=L+1=253	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           517           522           531           532           531           532           531           532           531           532           531           532           531           533           533           533           533           533           533           533           547           547           547           547           547           547           547           547           547           547           547           547           547           547	0       141         0       239         6       250         1       2266         438       01206         6       1206         6       1206         6       1206         6       1206         6       1206         6       1206         1       1206         1       1206         1       100 </th <th>1 1 1 1 2 0 0 0 0 8 9 10</th> <th>* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3</th> <th>CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 5000B EQU 5000B EQU 5000B EQU 4000B CAL CREF LAM JTZ BANKO LAI 8 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERFOR JMP START LHI 11 LLI 252 LDM LMD IND IND</th> <th>1101 RAM</th> <th>READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 EANK 0 LOCATION EANK 2 LOCATION EANK 2 LOCATION EANK 2 LOCATION EANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC+8 LOAD AC TO H AC=8 AC=4C+8 AC=4C+8 AC=4C+8 JUMP IF AC=0 D=D+1 EANK+1 L=+1</th>	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC OUT 11B LMA CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 5000B EQU 5000B EQU 5000B EQU 4000B CAL CREF LAM JTZ BANKO LAI 8 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 11 CPH JTZ BANK3 CAL ERFOR JMP START LHI 11 LLI 252 LDM LMD IND IND	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 EANK 0 LOCATION EANK 2 LOCATION EANK 2 LOCATION EANK 2 LOCATION EANK 2 LOCATION ENTER BANK NO LOAD MEMORY TO AC AC=AC+8 LOAD AC TO H AC=8 AC=4C+8 AC=4C+8 AC=4C+8 JUMP IF AC=0 D=D+1 EANK+1 L=+1
352 353 354 354 354 354 354 354 354 359 361 364 369 372 374 363 375 378 383 385 375 378 383 385 375 378 383 385 377 397 397 397 397 397 397 397 401 404 407 410 413 415 420 407 410 403 415 427 427 427 427 427 427 427 427 427 427	$\begin{array}{c} 192\\ 7\\ 14\\ 70\\ 14\\ 70\\ 14\\ 70\\ 14\\ 70\\ 54\\ 207\\ 70\\ 38\\ 49\\ 49\\ 49\\ 49\\ 49\\ 49\\ 49\\ 49\\ 49\\ 49$	150 198 150 197 150 186 253 253 128 150 126 1 126 1 126 1 1240 203 216 224 186 62 62 62 48 8		* FORMAT LISTA PRINTA FMI - 0 * *ENTER ENTERA ENTERH ENTERH ENTERT RESS SS Y ARY	I AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	240B TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 128 TTYOUT FM1 1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESH ADRESH ADRESH BCDBIN BCDBIN 46 8 252	TYPE (SP) LOAD (F) TYPE (F) LOAD (F) TYPE (F) LOAD (E) TYPE (E) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER FINAL ADDRE ENTER FINAL ADDRE L=126 FINAL ADRES-BINAR L=L-1 AC=AC-48 AC=AC+48 AC=AC-48 AC=AC-48 AC=AC+48 AC=AC+48 AC=AC+48 AC=AC+48 AC=AC-48 AC=AC+48 AC=AC-48 AC=AC+48 AC=	515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           515           517           522           531           532           531           532           531           532           531           532           531           532           531           533           533           533           533           533           533           533           547           547           547           547           547           547           547           547           547           547           547           547           547           547	0       141         0       239         6       206         5       0         141       206         6       250         181         438       0         1206       6         141       206         142       203         142       203         142       203         142       203         142       203         142       203         143       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         145       203         145       203         145       203         145       203         145       203         145       203         145       203         145       203         <	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC CAL SETMA LAC CAL SETMA LAC CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5400B CAL ADRESH CAL CRLF LAM SUI 48 ADI 8 LHA LAI 8 CPH JTZ BANK0 LAI 9 CPH JTZ BANK1 LAI 10 CPH JTZ BANK2 LAI 10 CPH JTZ BANK2 LAI 10 CPH JTZ BANK2 LAI 11 LLI 252 LDM IND LMA	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 1 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION COAD MEMORY TO AC AC=AC-48 LOAD AC TO H AC=8 AC=AC-H JUMP IF AC=0 D=D+1 BANK+BANK+1 L=L+1 CLEAR AC
352 353 354 354 354 354 354 354 354 354 359 370 370 370 371 370 372 378 380 372 378 380 372 378 380 372 378 380 372 378 380 381 374 376 372 378 380 381 374 376 372 378 378 378 378 378 378 378 378 378 378	192           7           14           70           14           70           14           70           547           272           6           7           46           70           209           70           548           48	150 198 150 197 150 186 253 253 128 150 126 1 126 1 126 1 1240 203 216 224 186 62 62 62 48 8		* FORMAT LISTA PRINTA FMI O * * ENTER ENTERA ENTERH ENTERL RESS SS Y ARY M	I ERILGAL LEAN LADIA LAD	2409 TTYOUT 306B TTYOUT 305B TTYOUT CRLF 253 BINBCD 253 128 TTYOUT FM1 1 RESS AND CONVERT THEN 11 240 ADRESH ADRESH ADRESL ADI CRLF 246 BCDBIN 48 8 252	TYPE (SP) LOAD (F) TYPE (F) LOAD (E) TYPE (F) LOAD MEMORY TO B BIN TO BCD CONV E=253 L=L-1 L=L-1 LOAD MSD TO AC AC=AC+128 LOAD AC TO B TYPE BCD LOCATION L=L+1 E=E+1 JUMP IF E IS NOT FORMAT ERROR FLAG M INTO BINARY REP. H=11 L=240 ENTER INITIAL ADDRE ENTER INITIAL ADDRE L=246 FINAL ADRES-BINAR LOAD B TO C L=L-1 INITIAL ADRES-BIN L=L-1 AC=AC-48 AC=AC-48 L=252 STORE BANK NO IN L=L+1=253	515         515           515         515           515         515           515         515           515         515           515         515           515         515           515         7           518         7           521         22           527         511           533         24           533         24           533         24           534         4           543         4           543         4           543         4           547         547           547         547           550         7           554         23           556         23           557         56           567         18           568         10           577         18           580         4           591         25           593         28           594         28           597         16           599         4           599         4	0       141         0       239         6       206         5       0         141       206         6       250         181         438       0         1206       6         141       206         142       203         142       203         142       203         142       203         142       203         142       203         143       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         144       203         145       203         145       203         145       203         145       203         145       203         145       203         145       203         145       203         <	1 1 1 1 2 0 0 0 0 8 9 10	* TAPEIN READIN OUTINE S RY EXECUT BANKO BANK1 BANK3	CAL ENTERA CAL DATAIN RAR JTC START LLI 250 LCM CAL SETMA LAC CAL SETMA LAC CAL SETMA LAC CAL ACHECK JTZ START JMP READIN LHI 11 LLI 240 EQU 4000B EQU 4000B EQU 4000B EQU 5000B CAL ADRESH CAL CRLF LAM ADI 8 CAL ACHECK JTZ BANKO LHI 18 CAL ACHECK JTZ BANKO LAI 9 CPH JTZ BANKI LAI 10 CPH JTZ BANKI LAI 10 CPH JTZ BANKI LAI 10 CPH JTZ BANKI LAI 10 CPH JTZ BANKI LAI 11 CPH JTZ BANKI LAI 12 CAL ERROR JMP START LHI 11 LLI 252 LDM IND IND INC LAI 255	1101 RAM	READ TAPE INPUT R CHECK FOR FE FLAC JUMP IF CARRY=1 L=250 LOAD MEMORY TO C SET MEMORY ADDRES LOAD DATA TO MEMO COMPARE AF AND AI JUMP IF A=0 READ INPUT DATA H=11 L=240 BANK 0 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 3 LOCATION BANK 2 LOCATION BANK 3 LOCATION BANK 4 LOCATION BANK 4 LOCATION BANK 5 LOCATION BANK 4 LOCATION BANK 5 LOCATION BANK 10 COTION BANK 10 COTI

606	*	R•=4	
	*PROM LISTING ROUTINE'	690 68 109 2 JMP LIST1	
606	*	693 *	*
	LISTIN LHI 11 H=11	693 *PROM PROCRAMMER	
608 54 240	LLI 240 L=240	693 *	
610 70 148 1	CAL ENTERL ENTER INITIAL & F	693 70 141 1 PROCEM CAL ENTERA	ENTER MEMORY ADDR
	INAL ADR.	ESS	
	LISTER CAL CRLF	696 54 255 PC1 LLI 255	REPROCRAM CONTR.
616 54 251	LLI 251 L=251	698 6 253 LAI 253	AC=253
618 6 252	LAI 252 NO. OF INSTR. PER	700 248 LMA	LOAD AC TO MEMORY
	LINE	701 14 141 LBI 215B	CAERIACE RETURN
620 248	LMA LOAD AC TO MEMORY	703 70 150 0 CAL TTYOUT	
	LISTI CAL PRINTA PRINT ADDRESS	706 70 181 1 PC2 CAL SETMA	SET ADDRESS TO 17
624 14 160	LBI 240B LOAD [SP]	02	
626 70 150 0	CAL TTYOUT PRINT (SP)	709 6 255 LAI 255	COMPLEMENT INPUT
629 14 194	LBI 302B LOAD (B)	DATA	
631 70 150 0	CAL TTYOUT PRINT (B)	711 175 XEM	LOAD DATA TO AC
634 54 253	LLI 253 L=253	712 B3 OUT 11B	WRITE DATA TO OUT
636 199	LAM LOAD AI TO AC	1	MILLE DATA 10 001
637 81	OUT 10B OUTPUT AI TO OUT	713 6 4 LAI 4	AC=4, DELAY
	0	715 87 OUT 13B	PROCRAM PULSE ENA
638 38 248	LEI 248 READ DELAY/DATA B	BLE	PROCEME FOLSE ENH
	IT CONTR	716 38 197 LEI 197	E=197, DELAY - 52
640 67	INP 1B READ INPUT FROM 1	0 MSEC.	E=1973 DECHI = 25
	702	718 70 55 0 PC4 CAL TTYD1	
	LIST2 RAL	C.	DELAY - 8.672 MSE
642 54 249	LLI 249 L=249		
644 248	LMA SAVE INPUT DATA		E=E+1
645 96 144 2	JTC PRINTP PRINT [P] IF CARR		JUMP IF E IS NOT
	Y=1	0	
648 14 206	LBI 316B LOAD (N)	725 6 0 LAI 0	AC=0
650 70 150 0		727 87 OUT 13B	DISABLE PROCRAM P
653 68 149 2	CAL TTYOUT PRINT [N] JMP LIST3	ULSE	
		728 45 RST 5	DELAY APPROXI. 9
		MSEC	
658 70 150 0	CAL TTYOUT PRINT (P)	729 67 INP 1B	READ DATA FROM 17
	LIST3 LAM LOAD DATA TO AC	02	
662 32	INE E=E+1	730 191 CPM	COMPARE DATA
663 72 129 2	JFZ LIST2 JUMP IF E IS NOT	731 104 246 2 JTZ PC5	JUMP IF COMPARED
	0	734 14 164 LBI 244B	LOAD [\$]
666 14 198	LBI 306B LOAD [F]	736 70 150 0 CAL TTYOUT	PRIN(\$)
668 70 150 0	CAL TTYOUT PRINT (F)	739 46 11 LHI 11	
671 14 160	LBI 240B LOAD [SP]	741 54 255 LLI 255	
673 70 150 0	CAL TTYOUT PRINT (SP)	743 207 LBM	
676 70 192 1	CAL ACHECK AF - AI	744 8 INB	
679 104 206 1	JTZ START	745 249 LMB	LOAD B TO MEMORY
682 54 251	LLI 251 LOAD LINE CONTR.	746 72 194 2 JFZ PC2	
	TO AC	749 70 197 0 CAL ERFOR	PRINT [?]
684 215	LCM LOAD MEMORY TO C	752 70 113 1 CAL LISTA	PRINT ADDRESS
685 16	INC C=C+1	755 68 206 1 JMP START	
686 250	LMC	758 70 192 1 PC5 CAL ACHECK	
687 104 101 2	JTZ LISTER JUMP IF LINE CONT	761 104 206 1 JTZ START	
		764 68 184 2 JMP PC1	CONTINUE PROC. NE
		XT INSTR.	
		767 END	
		• · - ·	

## **APPENDIX VI**

# int<sub>ellec</sub> 8 Bare Bones 8 and Microcomputer Modules

The widespread usage of low-cost microcomputer systems is made possible by Intel's development and volume production of MCS-8 microcomputer sets. To make it easier to use these sets, Intel now offers complete 8-bit modular microcomputer development systems called Intellec 8.

The Intellec modular microcomputers provide a flexible, inexpensive, and simplified method for developing OEM systems. They are self-contained, expandable systems complete with central processor, memory, I/O, crystal clock, power supplies, standard software, and a control and display console.

The major benefit of the Intellec modular microcomputers is that random access memories (RAMs) may be used instead of read-only-memories (ROMs) for program storage. By using RAMs, program loading and modification is made much easier. In addition, the Intellec front panel control and display console makes it easier to monitor and debug programs. What this means is faster turn-around time during development, enabling you to arrive at that finished system sooner.

The Intellec 8 Eight-Bit Microcomputer Development System. The Intellec 8 is a microcomputer development system designed for applications which require 8-bit bytes of data to perform either binary arithmetic manipulations or logical operations. The Intellec 8 comes complete with power supplies, display and control panel, and finished cabinet. It can directly address up to 16k 8-bit bytes of memory which can be any mix of ROMs, PROMs, or RAMs. The Intellec 8 is designed around the Intel 8008 central processor chip. There are 48 instructions including conditional branching, binary arithmetic, logical, register-to-register, and memory reference operations. I/O channels provide eight 8-bit input ports and twenty-four 8-bit output ports — all completely TTL compatible. The unit has interrupt capability and a two-phase crystal clock that operates at 800kHz providing an instruction cycle time of about 12.5 µs.

**Bare Bones 8.** The Bare Bones 8 has the same capability as the Intellec 8 only it does not include the power supplies, front panel, or finished cabinet. It is designed as a rack-mountable version.

The Intellec 8 system comes with a standard software package which includes a system monitor, resident assembler, and text editor. The programmer can prepare his program in mnemonic form, load it into the Intellec 8, edit and modify it, then assemble it and use the monitor to load the assembled program.

Other development tools for the Intellec 8 include a PL/M compiler, cross assembler, and simulator designed to operate on large scale general purpose computers. PL/M, a new high-level language, has been developed as an assembly language replacement. A PL/M program can be written in less than 10% of the time it takes to write that same program in assembly language without loss of machine efficiency.

**Standard Microcomputer Modules.** Microcomputer Modules, standard cards that can be purchased individually so that the designer can develop his system with as little or as much as he needs, are also available.

Additional CPU, Memory, Input/Output, PROM Programmer, Universal Prototype, and other standard modules provide developmental support and systems expansion capability.

# MCS-8 MICROCOMPUTER DEVELOPMENT SYSTEMS

 Intellec 8 (imm8-80A): Complete Microcomputer Development System Central Processor Module RAM Memory Modules (8192 x 8) Input/Output Module (TTL compatible) PROM Memory Module (4k x 8 capacity; 1k Resident System Monitor included) PROM Programmer Module Control Console and Display Power Supplies and Cabinet
 Bare Bones 8: MCS-8 System without power supplies, cabinet, or control console

 Standard Software Resident Assembler System Monitor Text Editor

nbler Requires

The Intellec 8 is a complete microcomputer development system for MCS-8 microcomputer systems. Its modular design allows the development of any size MCS-8 system, and it has built-in features to make this task easier than it has ever been before.

The basic Intellec 8 (imm8-80A) consists of six microcomputer modules (CPU, 2-RAM, PROM, I/O and PROM programmer), power supplies, and console and displays in a small compact package. The heart of the system is the imm8-82 Central Processor Module. It is built around Intel's 8008-1, an 8-bit CPU on a chip. It contains all necessary interface to control up to 16k of memory, eight 8-bit input ports, twenty-four 8-bit output ports, and to respond to real time interrupts.

The Intellec 8 has 9k bytes of memory in its basic configuration and may be expanded up to a maximum of 16,384 bytes of memory. Of the basic 9k bytes of memory, 8192 bytes are random access read/write memory located on the imm6-28 RAM Memory Modules and are addressed as the lower 8k of memory. This memory may be used for both data storage and program storage. The remaining 1024 bytes of memory are located on the imm6-26 PROM Memory Module and addressed as the upper 1280 bytes of the 16k memory. This portion of memory is a system monitor in five 1702A PROMs. Eleven additional sockets are available on the imm6-26 for monitor or program expansion. Control for the PROM Programmer Module (imm6-76) is included with the monitor for system control.

PROM memory modules and RAM memory modules may be used in any combination to make up the 16k of directly addressable memory. Facilities are built into these modules so that any combination of RAM and ROM or PROM may be mixed in 256 byte increments.

Input and output in the Intellec 8 is provided by the imm8-60 I/O module. It contains four 8-bit input ports, and four 8-bit output ports. In addition it contains a universal asynchronous transmitter/receiver chip as well as a teletype driver, receiver, and reader control. Bit serial communication using only the teletype drivers, receivers, and the I/O port, is also possible with this module.

The universal asynchronous transmitter receiver chip may

- 9k bytes of Memory (expandable to 16,384 bytes – Intellec 8)
- 5k bytes of Memory (expandable to 16,384 bytes Bare Bones 8)
- Direct Access to Memory and I/O
- Four 8-bit input ports (expandable to eight)
- Four 8-bit output ports (expandable to twenty-four)
- Universal Asynchronous Transmitter Receiver for serial communications interface
- Real time interrupt capability
- Crystal controlled master system clock

operate at either 110 baud for standard teletype interface or 1200 baud for communication with a high speed CRT terminal. Additional I/O modules, imm8-60, and output modules, imm8-62, can expand the I/O capability of the Intellec 8 to eight input ports and twenty-four output ports, all TTL compatible.

An interrupt line and an 8-bit interrupt instruction port is built into the imm8-82 Central Processor Module. When an interrupt occurs, the processor executes the instruction which is present at the interrupt instruction port. In the Intellec 8, both the interrupt line and the interrupt instruction port are connected to the console. The processor may be interrupted by depressing the switch labeled INT, and the interrupt instruction is entered in the ADDRESS/ INSTRUCTION/DATA switches.

Additional module locations are available in the Intellec 8 so the user may develop his own custom interface using the imm6-70 Universal Prototype Module. All necessary control signals, data, and address buses are present at the connectors of the unused module locations for this expansion. When memory, I/O, and custom interfaces are added to the Intellec 8, care should be taken not to exceed the built-in power supply capability.

Every Intellec 8 comes with three basic pieces of software, the systems monitor, a resident program located in the upper 1280 bytes of memory, a symbolic assembler and a text editor. The resident systems monitor allows the operator to punch and load tapes, display and alter memory, and execute programs.

With the PROM Programmer Module, 1702A PROMs may be programmed and verified under control of the system monitor.

The text editor is a paper tape editor to allow the operator to edit his source code before assembly. The assembler takes this source tape and translates it into object code to run on the Intellec 8 or any MCS-8 system.

The Intellec 8 microcomputer development system is also available in a Bare Bones 8 version. In this version the power supply, chassis, console, and display are removed leaving the user a compact rack mountable chassis to imbed in his own system.


# intel

# INTELLEC 8 CONTROL CONSOLE AND DISPLAY

The Control Console directs and monitors all activities of the Intellec 8. Complete processor status, machine cycle conditions and operational control of all processor activity are provided, and additional controls facilitating program debugging and hardware checkout are included on the control console.

- STATUS is a display of the operating mode of the processor.
  - 1. RUN indicates the processor is running.
  - 2. WAIT indicates the processor is waiting for memory or I/O to be available.
  - 3. HALT indicates the processor is in a stopped state.
  - HOLD indicates an I/O or memory access is in progress from the Control Console (occurs with WAIT or HALT).
  - SEARCH COMPL indicates the processor has executed instructions until the search address and pass counter settings have been reached. (See LOAD PASS 26, and SEARCH-WAIT 33)
  - 6. ACCESS REQ indicates an I/O or memory access is pending from the Control Console.
  - INT REQ indicates an interrupt is pending from the Control Console (see INT 38).
  - 8. INT DISABLE not applicable.

- CYCLE provides continuous display of the processor's machine cycle status.
  - FETCH indicates the current machine cycle is fetching an instruction from memory.
  - 10. MEM indicates the processor is executing a memory read (PCR) or memory write (PCW) cycle, or, under manual control, a direct access to memory is in progress.
  - I/O indicates the processor is executing an I/O read or write cycle (PCC) or, under manual control, a direct access to I/O is in progress.
  - 12. DA indicates a direct access to memory or I/O is in progress.
  - READ/INPUT indicates a memory or input read operation is in progress.
  - WRITE/OUTPUT indicates a memory or output write operation is in progress.
  - 15. INT indicates an interrupt cycle is in progress.
  - 16. STACK not applicable.
- ADDRESS is a display of memory and I/O address.
  17. INDICATORS 14-15 not applicable.
  - INDICATORS 0-13 are a display of the address of memory being accessed during a Fetch, Read, Write, or during manual MEM ACCESS.
  - **19. INDICATORS** 9-13 are a display of the I/O address during an input, an output, or during a manual I/O ACCESS.



- INSTRUCTION/DATA is a display of the instruction or data.
  - **20.INDICATORS** 0-7 are a display of the instruction or data between the processor and memory or I/O.
- REGISTER/FLAG DATA is the display of the processor data bus during executions of an instruction (display is dependent upon instruction being executed).
  - 21.INDICATORS 0-7 are a display of the contents of the CPU data bus when the instruction is executed. In the case of move instructions, the contents of the source register is displayed. Flags C, P, Z, and S are a special case. The flag status appears in the lower four bits, only when an input instruction is executed.
- ADDRESS/DATA These eight switches provide entry of address or data for manual or SENSE operation of the processor (see SENSE 30).
  - 22. MEM ADDRESS HIGH The upper six bits of memory address for direct access or search operations are entered here.
  - 23. I/O ADDRESS The five bit I/O address for manual I/O ACCESS is entered here.
  - 24. SENSE DATA Data to be input during a SENSE mode operation is entered here (see SENSE 30).



- ADDRESS/INSTRUCTION DATA These eight switches provide entry of data, address, and instructions during manual or interrupt operation of the processor.
  - 25. MEM ADDRESS LOW The lower eight bits of memory address for direct access or search mode operation are entered here. INT INST During an interrupt cycle the interrupt instruction is fetched from here (see INT 38).

DATA Data for deposit to memory or an output port during manual operation is entered here (see DEP 36, and DEP AT HLT 37).

PASS COUNT Data to be loaded into the pass count register is entered here (see LOAD PASS 26.).

- ADDRESS CONTROL These four switches control addressing of memory and I/O and loading of the search address during manual operation of the processor.
  - 26. LOAD PASS Loads pass count into pass count register (PASS COUNT is the number of times the processor will iterate
  - <sup>4</sup> through the search address during a search operation before indicating SEARCH COMPLETE (see SEARCH-WAIT 33 and SEARCH COMPL 5)
  - 27. DECR decrements the loaded address by one (see LOAD 29 ).
  - 28. INCR increments the loaded address by one (see LOAD 29 ).
  - 29. LOAD loads contents of address high and low into memory access register for manual direct access to memory or search mode operation (see MEM ACCESS 32, and SEARCH-WAIT 33).
- MODE These five switches select the processor's mode of operation.
  - **30. SENSE** causes the processor to input data from the SENSE DATA switches during execution of an input instruction instead of the addressed input port (see SENSE DATA 24).
  - **31.** I/O ACCESS provides access to any input port and control of any output port when the processor is in a WAIT mode.
  - 32. MEM ACCESS allows access to and control of any location in memory when the processor is in the WAIT mode.
  - 33. SEARCH-WAIT provides for execution of a program to a specific location, where the processor enters a wait mode and displays current system conditions.
  - 34.WAIT causes the processor to go into a manual WAIT mode.
- CONTROL These five switches provide operator control of the processor.
  - **35. STEP/CONT** provides single step execution of a program while the processor is in a WAIT mode or continuation of a program from the SEARCH COMPLETE condition.
  - 36. DEP deposits an 8-bit word to memory or output during a memory or I/O access operation (see DATA 25).
  - 37. DEP AT HLT deposits an 8-bit word to a selected memory location or output automatically during a programmed HALT (see DATA 25).
  - 38. INT causes the processor to execute an interrupt cycle, fetching the interrupt instruction from the INT INST switches (see INT INST 25).
  - 39. RESET causes processor to begin execution of program at memory location zero by resetting program counter to zero. All other registers remain unchanged.

# POWER and PROM PROGRAMMING

- 40. PRGM PROM PWR Power switch for high voltage used with PROM programmer.
- 41. POWER Key operated main power switch
- 42. PRGM PROM Zero insertion force socket for 1602A or 1702A PROM to be programmed

# SYSTEMS SOFTWARE

The Intellec 8 and Bare Bones 8 Microcomputer Development Systems come with three pieces of software: Resident System Monitor, Text Editor and Symbolic Assembler. The Text Editor and Assembler are supplied on paper tape and are loaded with the System Monitor.

# SYSTEM MONITOR

- Loads and punches paper tape
- Displays and alters contents of memory
- Fills memory with constants
- Executes programs in memory
- Moves blocks of data in memory
- Programs 1602A or 1702A PROMs

The System Monitor is contained in five 1702A PROMs and is assigned to the upper 1280 words of memory, leaving the lower 15k of memory for program and data storage. This executive software allows the operator to load and punch BNPF or hexadecimal format tapes, display and alter memory, load constants to memory, move blocks of RAM memory, and execute user programs.

The System Monitor is extended by the control software for the imm6-76 programmer module, which gives the monitor the ability to program 1602A to 1702A PROMs as well as being able to load memory from already programmed PROMs for duplication and verify the contents of PROMs against master tapes.

# TEXT EDITOR

- Edits symbolic data from paper tape with data from operator's terminal
- Edited output is available via paper tape
- Appends text to editor input buffer
- Moves pointer to any desired location
- Finds and inserts or substitutes strings
- Deletes lines selectively

The Text Editor allows the operator to edit his source code, making corrections and additions. He may append code, delete code, locate strings, insert strings, substitute strings and output edited code via paper tape. The text editor runs on a minimum Intellec 8 system with teletype I/O. (Requires a minimum of 8k x 8 of RAM.)

# ASSEMBLER

- Standard symbolic assembler
- Input via prepunched paper tape
- Output in 8008 object code

The Symbolic Assembler is a multiple pass type. During Pass 1 the assembler reads the source code from the paper tape and generates a symbol table for later use. During Pass 2 the assembler generates the assembly listing. Also at this time, any detectable errors such as undefined jumps or missing symbols are indicated by a diagnostic printout on the teletype. Pass 3 may now be run. It generates object code, and punches it on paper tape. [Requires a minimum of 8k x 8 of RAM.]

# DEVELOPMENT SUPPORT: PL/M COMPILER, ASSEMBLER and SIMULATOR

In addition to the standard software available with the Intellec 8, Intel offers a PL/M compiler, cross assembler, and simulator written in FORTRAN IV and designed to run on any large scale computer. These routines may be procured directly from Intel, or alternatively, designers may contact a number of nation-wide computer time-sharing services for access to the programs. The output from both PL/M and the MCS-8 Assembler may be run directly on the Intellec 8 Microcomputer Development System.

**PL/M Compiler:** PL/M is a high level procedure-oriented systems language for programming the Intel MCS-8 microcomputer. The language retains many of the features of a high-level language, without sacrificing the efficiencies of assembly language. A significant advantage of this language is that PL/M programs can be compiled for either the Intel 8008 or future Intel 8-bit processors without altering the original program.

Assembler: The MCS-8 Assembler generates object codes from symbolic assembly language instructions. It is designed to operate from a timeshared terminal.

**Simulator:** The MCS-8 Simulator, called INTERP/8, provides a software simulation of the Intel 8008 CPU, along with execution monitoring commands to aid program development for the MCS-8.

# intel

# SYSTEMS SPECIFICATIONS

			*
Word Size: Memory Size:	Data: 8 bits Instruction: 8, 16, or 24 bits 9k bytes Intellec 8/5k bytes Bare Bones expandeble to 16k bytes	Weight: Standard Software:	30 lb. System Monitor Resident Assembler Text Editor
Instruction Set:	expandable to 16k bytes 48, including: conditional branching, binary arithmetic, logical, register-to- register and memory reference	Support Software:	PL/M Compiler Cross Assembler Simulator
Machine Cycle Time: System Clock: I/O Channels:	operations 12.5 µs Crystal controlled at 800kHz ±0.01% 4 expandable to 8 input ports 4 expandable to 24 output ports	Intellec 8 (imm8-80A) St Modules and Accessories: Central Processor M Input/Output Mod PROM Memory Mod RAM Memory Mod	Module    Control and Display Panel      ule    Finished Cabinet      odule    Standard Software:      ules (Two)    System Monitor
Interrupt: Direct Access to Memory: Memory Cycle Time: Operating Temperature:	Single Level		er Board Resident Assembler Text Editor • PROM Programming Module Standard System includes the following
DC Power Supplies: (standard Intellec 8) DC Power Requirement:	$V_{CC} = 5V, I_{CC} = 12A^*$ $V_{DD} = -9V, I_{DD} = 1.8A^*$ $V_{GG} = -12V, I_{GG} = 0.06A$ $V_{CC} = 5V\pm5\%, I_{CC} = 11A \text{ max., } 6A \text{ typ.}$ $V_{DD} = -9\pm5\%, I_{DD} = 1A \text{ max., } 0.5A \text{ typ.}$ $V_{GG} = -12V\pm5\%, I_{GG} = 0.03A \text{ max., } 0.016A \text{ typ.}$	Modules: Central Processor M Input/Output Mode PROM Memory Mode RAM Memory Mode Chassis (rack mound with Mother Bode	ule System Monitor odule Resident Assembler * dule Text Editor * ntable *Bequires a minimum of
AC Power Requirement: (standard Intellec 8) Physical Size:	60 Hz, 115 VAC, 200 Watts *Larger power supplies may be required for expanded systems. Intellec 8: 7" x 17 1/8" x 12 1/4" (table top only) Bare Bones 8: 6 3/4" x 17" x 12" (suitable for mounting in standard RETMA 7" x 19" panel space)		le for the Intellec 8 and Bare Bones 8: Output Modules Jemory Modules Je Module





# imm 8-82 CENTRAL PROCESSOR MODULE

- Complete Central Processor Module with system clocks, interface and control for memory, I/O ports, and real time interrupt
- The heart of this module is Intel's 8008-1 processor on a chip — p-channel silicon gate MOS
- 48 instructions, data oriented
- Accumulator and six working registers
- Direct addressing of up to 16,384 bytes of memory. (PROM, ROM, or RAM)

- Directly addresses eight input ports and twenty-four output ports
- Subroutine nesting to seven levels
- Real time interrupt capability
- Direct memory access capability
- Interface to memory, I/O and interrupt ports through separate TTL buses
- Two phase crystal clock 800 kHz
- **12.5**μs instruction cycle

The imm8-82 Central Processor Module is a complete 8-bit parallel central processor unit. It contains complete control for interface to memory and I/O. This is the main module in Intel's Intellec<sup>TM</sup> 8 systems.

The imm8-82 is built around Intel's 8008-1 CPU on a chip. It executes 48 instructions including conditional branching, register to register transfers, arithmetic, logical and I/O instructions. Six 8-bit registers and an 8-bit accumulator are provided. Subroutines may be nested to seven levels. Real time interrupt capability is provided and the processor may directly address up to 16,384 bytes of memory.

The imm8-82 has a fourteen bit TTL compatible memory address bus, an 8-bit data output bus and an 8-bit memory data input bus. Memory read and write signals and the wait request signal provide interface at TTL levels to any type of memory (including PROM, ROM, and RAM). Asynchronous interface to slower speed memories (access >  $1\mu$ s) is provided by the wait request signal. This causes the processor to wait for memory response to a read or write command.

The Central Processor Module directly addresses up to eight 8-bit input ports and twenty-four 8-bit output ports. The 5-bit I/O address is contained in the upper byte of the memory address bus. Addresses 0 through 7 are defined as input ports, and 8 through 31 as output ports. Control signals, I/O cycle, I/O in and I/O out, define the I/O cycle and its function. An 8-bit data output bus and an 8-bit data input bus, both TTL compatible, provide data channels in and out of the processor module.

Real time interrupt capability and direct memory access capability complete the list of functional features for the imm8-82. During an interrupt, the Central Processor Module responds to the instruction presented at the 8-bit interrupt instruction port. Unless the main program flow is altered by the interrupt instruction, the execution will continue where it left off before processing the interrupt. Eight bits of data including sign, carry, zero and parity flags are latched on a separate bus during the execution portion of most instructions.

The direct memory access capability allows an alternate source to access memory or I/O while temporarily suspending processor operation. At the end of this alternative access to memory, the processor may return to normal program execution.

All system timing is derived from a two phase crystal clock running at 800kHz. This gives a machine cycle time of  $12.5 \mu s \pm 0.01\%$  and provides an accurate timing source for software delay loops and other timing requirements.



# **Central Processor Module Specifications**

Word Size:	Instruction: 8, 16, or 24 bits Data: 8 bits	System Clock:	Crystal controlled, $800 \text{ kHz} \pm 0.01\%$ Processor cycle time: $12.5\mu$ s
Central Processor:	8008-1 CPU, 8 bit accumulator, six 8-bit registers, subroutine nesting to seven levels, interrupt capability, asynchronous operation with memory	Connector:	Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. centers min. Wirewrap P/N C800100 from SAE
Instruction Set:	48 including conditional branching, binary arithmetic, logical operations,		P/N VPB01C50E00A1 from CDC
	register-to-register transfers, and I/O	Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to
Memory Addressing:	Any combination of PROM, ROM and		be on 0.5 in. centers minimum
	RAM up to 16,384 bytes	Operating Temp :	0°C to +55°C
Memory Interface:	Address: 14 bits TTL latching bus	DC Power	
	Data: 8-bit TTL bus to and from	Requirements:	$V_{CC} = +5V \pm 5\%$ ,
	memory		I <sub>CC</sub> = 2.2A max, 1.0A typical
I/O Addressing:	Input: Eight 8-bit input ports		$V_{DD} = -9V \pm 5\%$ ,
	Output: twenty-four 8-bit latching output ports		$I_{DD} = 0.06A \text{ max.}, 0.03A \text{ typical}$
I/O Interface:	8-bit TTL compatible buses to and from CPU. 8-bit TTL latched bus with execution data including flags (sign, parity, zero, and carry information)	Support Software:	PL/M Compiler Written in Cross Assembler FORTRAN IV Simulator

# imm8-82 Block Diagram





# imm6-28 RAM MEMORY MODULE

- 4096 8-bit bytes per module
- Static memory, no clocks required
- Interfaces with the imm8-82 8-bit Central Processor Module
- Single +5V power supply

- Low power requirements
- For use in expansion of Intellec 8 systems to 16k bytes of memory
- Built-in decoding of module select for expansion to 65k bytes of memory

The imm6-28 RAM Memory Module is a standard  $4k \times 8$  memory module designed for use with the Intellec 8 Microcomputer Development System. This module contains address and data buffers, read/write timing circuits and is implemented with Intel's 2102 1k x 1 static RAM. Although the basic memory module is 4096 x 8, configurations as small as 1024 x 8 are also available.

The imm6-28 RAM Memory Module is used with the MCS-8 Micro Processor in configurations of up to 16k bytes of memory (4 modules). The imm8-82 Central Processor Module directly interfaces with the imm6-28 RAM Memory Module with all module select decoding done directly on the connector. This allows an imm6-28 to be moved to any location within the 16k of memory without making any changes in the module. This built-in decoding allows additional expansion of memory by bank switching.



**RAM Memory Module** 

# intel

# **RAM Memory Module Specifications**

Memory Size:	4k bytes	
Word Size:	8 bits	
Memory Expansion:	To 65k bytes (16 modules)	
Cycle Time:	1μs	
Interface:	TTL compatible inputs; open collector outputs (positive true logic)	
Capacity:	4096 bytes	
Connector:	Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. cent Wirewrap P/N C800100 from SAE P/N VPB01C50E00A1 from CDC	ers mir
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.	
Operating Temperature:	0°C to 55°C	
DC Power Requirement:	$V_{CC}$ = +5V ± 5%, I <sub>CC</sub> = 2.5A max., 1.25A typical	







# imm6-26 PROM MEMORY MODULE

- Provides sockets for up to sixteen PROMs (4096 x 8)
- Static memory, no clocks required
- Interfaces with imm8-82 8-bit Central Processor Module
- Accepts Intel 1602A or 1702A PROMs or 1302 ROMs
- Logic to allow any mix of PROM in 256 byte (8-bits) increments with RAM to 16k when used with the imm8-82 8-bit Central Processor Module
- Built in decoding of module select for expansion to 65k of memory

The imm6-26 PROM Memory Module may be used with the imm8-82 8-bit Central Processor Module for nonvolatile program storage. Each PROM Memory Module has sockets for from one to sixteen of Intel's 1602A or 1702A PROMs. In addition, the 1302 mask programmed ROM may be used in place of the PROMs in OEM applications.

The PROM Memory Module is used for program storage and look-up-tables with the MCS-8 8-bit Micro Processor. It interfaces directly with the imm8-82 Central Processor Module and may be used with the imm6-28 RAM Memory Module in any combination to 16k bytes. Special control logic on the imm6-28 module allows any mix of PROM and RAM in a system in 256 byte increments.

For memories larger than 4k bytes, decoding on the module allows addressing of up to sixteen imm6-28 modules for a total of 65k bytes of memory. The decoding is accomplished on the module connector. Any imm6-26 may be plugged in to any memory module connector.



**PROM Memory Module** 

# intel

# **PROM Memory Module Specifications**

Memory Size:	4k bytes
Word Length:	8 bits
Memory Expansion:	To 65k bytes (16 modules)
Interface:	TTL compatible inputs; open collector outputs (positive true logic)
Capacity:	256 to 4096 bytes in 256 byte increments
Connector:	Dual 50-pin on 0,125 in, centers. Connectors in rack must be positioned on 0.5 in, centers min,
	Wirewrap P/N C800100 from SAE
	P/N VPB01C50E00A1 from CDC
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.
Operating Temperature:	0°C to 55°C
DC Power Requirement:	$V_{CC} = +5V \pm 5\%$ $I_{CC} = 1.6A \text{ max., } 1.1A \text{ typical}^{(1)}$
•	$V_{DD} = -9V \pm 5\%$ $I_{DD} = 1.6A \text{ max., } 1.0A \text{ typical}^{(1)}$

(1) Board loaded with all 16 PROMs.

MS 15

PROM MOD



115

# imm8-60 INPUT/OUTPUT MODULE

- Four 8-bit input ports and four 8-bit latching output ports
- TTL compatible
- Interfaces directly with imm8-82 Central Processor Module
- Teletype asynchronous transmitter/receiver and controls on board
- Transmission rates of 110 or 1200 baud
- Crystal clock for asynchronous transmitter/receiver
- Capable of high speed serial communications to 9600 baud

The imm8-60 I/O Module provides four 8-bit TTL compatible input ports and four 8-bit TTL compatible latching output ports. It interfaces directly with the imm8-82 Central Processor Module. Built-in decoding on the board provides for expansion of I/O to the maximum with the addition of one imm8-60 and two imm8-62 Output Modules (eight input ports and twenty four output ports).

For more efficient use of the imm8-82 Central Processor, an asynchronous transmitter receiver is included in the module. This frees the processor of time-consuming bit manipulation during bit serial data transmission. The transmitter receiver operates at either 110 or 1200 baud and by alteration of the basic clock frequency, data rates to 9600 baud may be obtained. The module contains drivers and receivers for connection to a teletype. These may be used with the asynchronous transmitter receiver or directly with I/O ports for bit serial transmission and reception of teletype data.

The module is configured with all common control signals bused to the module on the PC connector, while all I/O signals are available at the ribbon connectors on the top of the module.



I/O Module

# **I/O Module Specifications**

Word Size:	8 bits
Capacity:	Four 8-bit input ports, four 8-bit output ports
I/O Interface:	Input ports: TTL compatible (complement Data In)
	Output ports: TTL compatible (complement Data Out)
	Communications Interface:
	Direct: TTL compatible input and output
	TTY: 20mA TTY interface with discrete transmitter and receiver
	TTY RDR Control: Discrete relay interface
Serial Communication Rate:	Crystal controlled to 110 or 1200 baud
Connector:	Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. centers min.
	Wirewrap P/N C800100 from SAE
	P/N VPB01C50E00A1 from CDC
	Ribbon Type P/N 3417 from 3M
Board Dimensions:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.
Operating Temperature:	0°C to 55°C
DC Power Requirement:	$V_{CC} = +5V \pm 5\%$ , $I_{CC} = 0.820A$ max., 0.478A Typical
	V <sub>DD</sub> = –9V ± 5%, I <sub>DD</sub> = 0.080A max., 0.050 Typical
	$V_{GG} = -12V \pm 5\%$ , $I_{GG} = 0.030A$ max., 0.016A Typical
	· ·

# imm 8-60 Block Diagram





# imm8-62 OUTPUT MODULE

- Eight 8-bit Latching Output Ports
- Interfaces Directly with imm8-82 CPU Module
- Decoding for Expansion to Full Output Complement
- TTL Compatible

The imm8-62 Output Module provides eight 8-bit latching output ports for direct interface with the imm8-82 CPU Module. Each port is individually addressable, and all outputs are TTL compatible. The module address includes decoding for expansion to a full complement of 24 output ports. This may be accomplished by using two imm8-60 I/O Modules and two imm8-62 Output Modules. All output signals are available through a ribbon connector at the top of the module.





# **Output Module Specifications**

Word Size:	8-bits									
Capacity:	Eight 8-bit latching output ports									
Interface:	TTL compatible (complement Data Out)									
Connector:	Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. centers min. Wirewrap P/N C800100 from SAE P/N VPB01C50E00A1 from CDC									
	Ribbon Type P/N 3417 from 3M									
Board Dimensions: Operating Temperature: DC Power Requirement:	6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum. $0^{o}$ C to 55 $^{o}$ C V <sub>CC</sub> = +5V ± 5%, I <sub>CC</sub> = 0.840A max., 0.420A typical									

# imm8-62 Block Diagram



# imm6-76 PROM PROGRAMMER MODULE

- High speed programming of Intel's 1702A or 1602A PROM
- All necessary timing and level shifting included

- Direct interface with Intel's Intellec 8 Microcomputer Development System
- Complete software necessary for use included with Intellec 8 system monitor

The imm6-76 PROM Programmer Module provides all necessary hardware and software to add PROM programming capability to the Intellec 8 microcomputer development system.

The module has been designed to slip into the Intellec 8 and provides all connections to the zero insertion force socket on the front panel. All required timing and level shifting is accomplished on the module utilizing the high voltage power supply already located in the Intellec 8.

Software to control programmer operation is included as part of the Intellec 8 system monitor. This software is specifically written for the Intellec 8 and allows both programming and verification of 1602A and 1702A PROMs. In addition, the contents of any PROM may be listed or unloaded into memory for duplication.

The imm6-76 may also be used as a stand alone PROM programmer with toggle switches or with another computer providing data address and control signals.



# imm6-70 UNIVERSAL PROTOTYPE MODULE

- Provides breadboard capability for developing custom interfaces
- Standard size of all microcomputer modules
- 3M 40 pin ribbon connector on top of module provides direct I/O connections
- Will accept standard wirewrap sockets with 0.1 in. x 0.3 in. or 0.1 in. x 0.6 in lead spacing
- Capacity for 60 16-pin or 14-pin sockets or 24 24-pin sockets
- All power is bused on board. Pins on PC connector and pins to individual sockets are uncommitted for maximum flexibility

The imm6-70 Universal Prototype Module is a standard size microcomputer module with power buses which interface with the Intellec 8. It provides a standard format for prototyping both customer interface and system control. I/O interface is provided through ribbon-type connectors on top of the module.

The module will accept dual in-line packaged components having pin center-to-center dimensions of 0.100 inch by 0.300 inch or 0.100 inch by 0.600 inch. These parts should be mounted in standard wirewrap sockets.



Universal Prototype Module

# **Universal Prototype Module Specifications**

Capacity:

60 16-pin or 14-pin sockets or 24 24-pin sockets. Standard wirewrap sockets with pins on 0.100 in. by 0.300 in, centers or 0.100 in. by 0.600 in, centers. Board spacing dependent on components and sockets used.

Connector:

Dual 50-pin on 0.125 in. centers.

Wirewrap P/N C800100 from SAE

P/N VPB01C50E00A1 from CDC

Ribbon Type P/N 3417 from 3M

**Board Dimensions:** 

6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.





# imm6-72 MODULE EXTENDER

- Allows any module to be extended for ease of debugging, testing, and maintenance
- Standard dual 50-pin configuration for use with all microcomputer modules

The imm6-72 Module Extender is designed to be used with the Intellec 8 system. It allows the operator to extend any module out of the cage for servicing while maintaining all electrical connections.



**Module Extender** 

# **Module Extender Specifications**

Connector:

Dual 50-pin on 0.125 in. centers. Connectors in rack must be positioned on 0.5 in. centers min. Wirewrap P/N C800100 from SAE

P/N VPB01C50E00A1 from CDC

Extending connector is mounted on board.

Board Dimensions:

6.18 in. x 8.0 in. x 0.062 in. Board to be on 0.5 in. centers minimum.

# **U.S. SALES AND MARKETING OFFICES**

**U.S. REGIONAL SALES MANAGERS' OFFICES** 

**U.S. SALES OFFICES** 

Sheridan Associates, Inc. 33708 Grand River Avenue 313/477-3800

NORTHFAST

## **U.S. MARKETING HEADQUARTERS**

3065 Bowers Avenue 408/246-7501, TWX: 910-338-0026 Telex: 34-6372 **\*Santa Clara, California** 95051

13333 N. Central Expressway

214/234-1109, TWX: 910-867-4763 \*Dallas, Texas 75231

MICHIGAN

MINNESOTA

MID-AMERICA

Suite 110

Mick Carrier

Hank O'Hara 3065 Bowers Avenue 408/246-7501, TWX: 910-338-0026 Telex: 34-6372 \*Santa Clara, California 95051

NATIONAL SALES MANAGER

# MID-ATLANTIC

**NEW YORK (Continued)** 

Rochester 14623

Vestal 13850

Kingston 12401

Barnhill and Associates 6030 Bellow Street 919/787-5774 **Raleigh** 27602

Sheridan Associates, Inc.

NORTH CAROLINA

OHIO

Ossmann Components Sales Corp. 280 Metro Park 716/442-3290

Ossmann Components Sales Corp. 1911 Vestal Parkway E. 607/785-9949

Ossmann Components Sales Corp. 132 Pickard Building 315/454-4477 Syracuse 13211

Ossmann Components Sales Corp. 411 Washington Avenue 914/338-5505

James Saxton 2 Militia Drive, Suite 4 617/861-1136, Telex: 92-3493 \*Lexington, Massachusetts 02173

# Hank Smith

30 South Valley Road 215/647-2615, TWX: 510-668-7768 \*Paoli, Pennsylvania 19301

PENNSYLVANIA Vantage Sales Company 21 Bala Avenue 215/667-0990 Bala Cynwyd 19004 Intel Corp. 30 South Valley Road 215/647-2615, TWX: 510-668-7768 \*Paoli, Pennsylvania 19301 Sheridan Associates, Inc. 4268 North Pike, North Pike Pavilion 412/373-1070 Monroeville 15146

# TENNESSEE Barnhill and Associates 206 Chicasaw Drive 615/928-0184 Johnson City 37601

TEXAS Evans and McDowell Associates 13333 N. Central Expressway Room 180 214/238-7157, TWX: 910-867-4763 Dallas 75222 VIRGINIA

# Barnhill and Associates P.O. Box 1104 703/846-4624 Lynchburg 24505

WASHINGTON SD.R2 Products and Sales 14040 N.E. 8th Street 206/747-7424, TWX: 910-443-2305 Bellevue 98007

William T. O'Brien 17291 Irvine Blvd., Suite 262 714/838-1126, TWX: 910-595-1114 \*Tustin, California 92680

FLORIDA

## ARIZONA

Sales Engineering, Inc. 7155 E. Thomas Road, No. 6 602/945-5781, TWX: 910-950-1288 Scottsdale 85252

WESTERN

## CALIFORNIA

Intel Corp. 3065 Bowers Avenue 408/246-7501, TWX: 910-338-0026 \*Santa Clara 95051 Intel Corp.

17291 Irvine Blvd., Suite 262 714/838-1126, TWX: 910-595-1114 •Tustin 92680

# Earle Associates, Inc. 4433 Convoy Street, Suite A 714/278-5441, TWX: 910-335-1585 San Diego 92111

### COLORADO

Intel Corp. 1341 South Lima St. 303/755-1335 \*Aurora 80010

### CANADA

Multilek, Inc. 4 Barran Street 613/825-4695 Ottawa, Ontario K2C 3H2

DENMARK

A.J. Ferguson (Adelaide) PTY. Ltd. 125 Wright Street 51-6895 Adelaide 5000

Bacher Elektronische Gerate GmbH Meidlinger Haupstrasse 78 0222-9301 43, Telex: (01) 1532 A 1120 Vienna

Ineico Belgium S.A. Avenue Val Duchesse, 3 (02) 60 00 12, Telex: 25441 B-1160 Bruxelles

John Johansen Intel Office

Vester Farimagsgade 7 45-1-11 5644, Telex: 19567 DK 1606 Copenhagen V

DENMARK

FINLAND

FRANCE

Scandinavian Semiconductor Supply A/S 20, Nannasgade Telex: 19037 DK-2200 **Copenhagen N** 

Havulinna Oy P.O. Box 468 90-61451, Telex: 12426 SF 00100 **Helsinki** 10

626-02-35, Telex: 25997 92 Sevres

**Tekelec Airtronic** Cite des Bruyeres Rue Carle Vernet

\*Direct Intel Office

AUSTRALIA

AUSTRIA

BELGIUM

# Semtronic Associates, Inc. P.O. Box 1449 305/771-0010 Pompano Beach 33061

Semtronic Associates, Inc. 685 Chelsea Road 305/831-8233 Longwood 32750 ILLINOIS Mar-Con Associates, Inc. 4836 Main Street 312/675-6450 Skokie 60076

MARYLAND Barnhill and Associates 1931 Greenspring Drive 301/252-5610 Timonium 21093 Barnhill and Associates P.O. Box 251 301/252-5610 Glen Arm 21057

### MASSACHUSETTS

Intel Corp. 2 Militia Drive, Suite 4 617/861-1136, Telex: 92-3493 \*Lexington 02173 Datcom 7A Cypress Drive 617/273-2990 Burlington 01803

# Intel Corp. 800 Southgate Office Plaza 5001 West 78th Street 612/835-6722 \*Bloomington 55437

Farmington 48024

E.C.R., Inc. 5280 W. 74th Street 612/831-4547, TWX: 910-576-3153 Minneapolis 55435 MISSOURI

# Sheridan Associates, Inc. 110 S. Highway 140, Suite 10 314/837-5200

Florissant 63033 NEW JERSEY

# Addem Post Office Box 231 516/567-5900 **Keasbey** 08832

NEW YORK Ossmann Components Sales Corp. 395 Cleveland Drive 716/832-4271 Buffalo 14215 Addem 37 Pioneer Blvd. 516/567-5900 Huntington Station, L.I. 11746

10 Knollcrest Drive 513/761-5432, TWX: 810-461-2670 Cincinnati 15237 Sheridan Associates, Inc. 7800 Wall Street 216/524-8120 Cleveland 44125 Sheridan Associates, Inc. Shiloh Bldg., Suite 250 5045 North Main Street 513/277-8911 Dayton 45405

# EUROPEAN MARKETING OFFICES

FRANCE Bernard Giroud Intel Office Cidex R-141 (1) 677-60-75, Telex: 27475 94-534 **Rungis** 

## INTERNATIONAL DISTRIBUTORS

GERMANY Alfred Neye Enatachnik GmbH Schillerstrasse 14 041 06/612-1, Telex: 02-13590 2085 Quickborn-Hamburg

# ITALY

Eledra 3S Via Ludovico da Viadana 9 (02) 86-03-07 20122 Milano

Intel Office Wolfratshauserstrasse 169 798923, Telex: 5-212870 D8 Munchen 71

### SWEDEN

Nordisk Elektronik AB Fack 08-24-83-40, Telex: 10547 S-103 **Stockholm** 7

# Industrade AG

UNITED KINGDOM Walmore Electronics Ltd. 11-15 Betterton Street

# **ORIENT MARKETING OFFICES**

### **ORIENT MARKETING HEADQUARTERS**

### **JAPAN**

Y. Magami Intel Japan Corp. Kashara Building 1-6-10 Uchikanda, Chiyoda-Ku 03-295-5441, Telex: 781-28426 Tokyo 101

# **ORIENT DISTRIBUTORS**

JAPAN Pan Elektron Inc. No. 1 Higashikata-Machi 045-471-8321, Telex: 781-4773 Midori-Ku, Yokohama 226

# ISRAEL

Telsys Ltd. 54, Jabotinsky Road 25 28 39, Telex: TSEE-IL 333192 **Ramat - Gan** 52 464

Postbus 7815 0204416 66, Telex: 12534 Amsterdam 1011 NORWAY

# Nordisk Elektronik (Norge) A/S Mustads Vei 1 602590, Telex: 16963 Oslo 2

SOUTH AFRICA Electronic Building Elements P.O. Box 4609 78-9221, Telex: 30181 SA Pretoria

GERMANY 4 Between Towns Road 771431, Telex: 837203 Cowley, Oxford

FNGLAND Keith Chapple Intel Office Broadfield House

NETHERLANDS

Inelco N.V.

Weerdestein 205

# Erling Holst

SWITZERLAND

Gemenstrasse 2 Postcheck 80 - 21190 01-60-22-30, Telex: 56788 8021 **Zurich** 

Drury Lane 01-836-0201, Telex: 28752 London WC2H 9BS

# **U.S. DISTRIBUTORS**

## WEST

### ARIZONA

Hamilton/Avnet Electronics 2615 South 21st Street 602/275-7851 Phoenix 85034 Cramer/Arizona 2816 N. 16th Street 602/263-1112 Phoenix 85006

### CALIFORNIA

Hamilton/Avnet Electronics 340 E. Middlefield Road 415/961-7000 Mountain View 94041 Cramer/San Francisco 720 Palomar Avenue 408/739-3011 Sunnyvale 94086 Hamilton Electro Sales 10912 W. Washington Blvd. 213/870-7171 Culver City 90230 Cramer/Los Angeles 17201 Daimler Street 714/979-3000 Irvine 92705 Hamilton/Avnet Electronics 8817 Complex Drive 714/279-2421 San Diego 92123 Cramer/San Diego 8975 Complex Drive 714/565-1881 San Diego 92123

### COLORADO

Cramer/Denver 5465 E. Evans Place at Hudson 303/758-2100 Denver 80222 Hamilton/Avnet Electronics 5921 N. Broadway 303/534-1212 Denver 80216

### NEW MEXICO

Cramer/New Mexico 137 Vermont, N.E. 505/265-5767 Albuquerque 87108 Hamilton/Avnet Electronics 2450 Baylor Drive S.E. 505/765-1500 Albuquerque 87117

### OREGON

Almac/Stroum Electronics 8888 S.W. Canyon Road 503/292-3534 Portland 97225

### UTAH

Cramer/Utah 391 W. 2500 South 801/487-3681 Salt Lake City 84115 Hamilton/Avnet Electronics 647 W. Billinis Road 801/262-8451 Salt Lake City 84115

### WASHINGTON

Hamilton/Avnet Electronics 13407 Northrup Way 206/746-8750 Bellevue 98005 Almac/Stroum Electronics 5811 Sixth Avenue South 206/763-2300 Seattle 98108 Cramer/Seattle 5602 Sixth Avenue South 206/762-5755 Seattle 98108

### **MID-AMERICA**

OHIO

Cramer/Chicago 1911 South Busse Road 312/593-8230 Mt. Prospect 60056 Hamilton/Avnet Electronics 3901 North 25th Avenue 312/678-6310 Schiller Park 60176

## KANSAS

ILLINOIS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 913/888-8900 Lenexa 66215

### MICHIGAN

Sheridan Sales Co. 33708 Grand River Avenue 313/477-3800 Farmington 48204 Cramer/Detroit 13193 Wayne Road 313/425-7000 Livonia 48150 Hamilton/Avnet Electronics 12870 Farmington Road 313/522-4700 Livonia 48150

### MINNESOTA

Cramer/Bonn 7275 Bush Lake Road 612/941-4860 Edina 55435 Hamilton/Avnet Electronics 2850 Metro Drive 612/854-4800 Minneapolis 55420 Industrial Components, Inc. 5280 West 74th Street 612/831-2666 Minneapolis 55435

### MISSOURI

Sheridan Sales Co. 110 South Highway 140, Suite 10 314/837-5200 Florissant 63033 Hamilton/Avnet Electronics 392 Brookes Drive 314/731-1144 Hazelwood 63042

Cramer/Tri-States, Inc. 666 Redna Terrace 513/771-6441 Cincinnati 45215 Hamilton/Avnet Electronics 118 West Park Road 513/433-0610 Dayton 45459 Sheridan Sales Co. 10 Knollcrest Drive 513/761-5432 Cincinnati 45237 Cramer/Cleveland 5835 Harper Road 216/248-7740 Cleveland 44139 Sheridan Sales Co. 7800 Wall Street 216/524-8120 Cleveland 44125 Sheridan Sales Co. Shiloh Bldg., Suite 250 5045 North Main Street 513/277-8911 Dayton 45405 TEXAS

# Cramer Electronics 2970 Blystone 214/350-1355 Dallas 75220 Hamilton/Avnet Electronics 4445 Sigma Road 214/661-8661 Dallas 75240

Hamilton/Avnet Electronics 1216 West Clay 713/526-4661 Houston 77019 WISCONSIN

# Cramer/Wisconsin 430 West Rawson 414/764-1700 **Oak Creek** 53154

### NORTHEAST

CONNECTICUT Hamilton/Avnet Electronics 643 Danbury Road 203/762-0361 Georgetown 06829 Cramer/Connecticut 36 Dodge Avenue 203/239-5641 North Haven 06473

# MARYLAND

Cramer/EW Baltimore 922-24 Patapsco Avenue 301/354-0100 Baltimore 21230 Baltimore 21230 Cramer/EW Washington 16021 Industrial Drive 301/948-0110 Gaithersburg 20760 Hamilton/Avnet Electronics 7255 Standard Drive 301/796-5000 Hanover 20176

MASSACHUSETTS Cramer Electronics, Inc. 85 Wells Avenue 617/969-7700 Newton 02159 Hamilton/Avnet Electronics 185 Cambridge Street 617/273-2120 Burlington 01803

### NEW JERSEY

Hamilton Electro Sales 218 Little Falls Road 201/239-0800 Cedar Grove 07009 Cramer/New Jersey No. 1 Barrett Avenue 201/935-5600 Moonachie 07074 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park 609/234-2133 **Mt. Laurel** 08057 Cramer/Pennsylvania, Inc. 7300 Route 130 North 609/662-5061 Pennsauken 08110

### NEW YORK

Cramer/Binghamton 3220 Watson Boulevard 607/754-6661 Endwell 13760 Cramer/Rochester 3000 Winton Road South 716/275-0300 Rochester 14623 Cramer/Syracuse 6716 Joy Road 315/437-6671 East Syracuse 13057 Hamilton/Avnet Electronics 6400 Joy Road 315/437-2642 Syracuse 13057

Cramer/Long Island 29 Oser Avenue 516/231-5600 Hauppauge, L.I. 11787 Hamilton/Avnet Electronics 70 State Street 516/333-5800 Westbury, L.I. 11590

PENNSYLVANIA Sheridan Sales Co. 4268 North Pike North Pike Pavilion 412/373-1070

Monroeville 15146

# SOUTHEAST

### ALABAMA

Cramer/EW Huntsville, Inc. 2310 Bob Wallace Avenue 205/539-5722 Huntsville 35805

### **FLORIDA**

Cramer/EW Hollywood 4035 North 29th Avenue 305/923-8181 Hollywood 33020 Hamilton/Avnet Electronics 4020 North 29th Avenue 305/925-5401 Hollywood 33021 Cramer/EW Orlando 345 North Graham Avenue 305/894-1511 Orlando 32814

### GEORGIA

Cramer/EW Atlanta 3923 Oakcliff Industrial Court 404/448-9050 Atlanta 30340 Hamilton/Avnet Electronics 6700 Interstate 85 Access Road 404/448-0800 Norcross 30071

## NORTH CAROLINA

Cramer Electronics 938 Burke Street 919/725-8711 Winston-Salem 27102

## CANADA

BRITISH COLUMBIA L.A. VARAH Ltd.
 2077 Alberta Street
 604/873-3211
 Vancouver 10

## ONTARIO

Cramer/Canada 920 Alness Avenue, Unit No. 9 Downsview 416/661-9222 Toronto 392 Hamilton/Avnet Electronics 6291 Dormain Rd., No. 19 416/677-7432 Mississauga Hamilton/Avnet Electronics 880 Lady Ellen Place 613/725-3071 Ottawa

## QUEBEC

Hamilton/Avnet Electronics 935 Monte De Liesse 514/735-6393 **St. Laurent, Montreal** 377

# **Ordering Information**

- 1. The 8008 (CPU) is available in ceramic only and should be ordered as C8008 or C8008-1.
- 2. SIM8-01 Prototyping System

This MCS-8 system for program development provides complete interface between the CPU and ROMs and RAMs. 1702A electrically programmable and erasable ROMs may be used for the program development. Each board contains one 8008 CPU, 1k x 8 RAM, and sockets for up to eight 1702As (2k x 8 PROM). This system should be ordered as SIM8-01 (the number of PROMs should also be specified).

3. Memory Expansion

Additional memory for the 8008 may be developed from individual memory components. Specify RAM 1101, 1103, 2102; ROM 1702, 1302.

4. MP7-03 ROM Programmer

This is the programmer board for the 1702A. The 1702A control ROMs used with the SIM8-01 for an automatic programming system are specified by pattern numbers A0860, A0861, A0863.

5. MCB8-10 System Interface and Control Module

The MCB8-10 is a complete chassis which provides the interconnection between the SIM8-01 and MP7-03. In addition, the MCB8-10 provides the 50 Vrms power supply for PROM programming, complete output display, and single step control capability for program development.

6. Bootstrap Loader

The same control ROM set used with the PROM programming system is used for the bootstrap loading of programs into RAM 'and execution of programs from RAM. Specify 1702A PROMs programmed to tapes A0860, A0861, and A0863.

# 7. SIM8 Hardware Assembler

Eight PROMs containing the assembly program plug into the SIM8-01 prototyping board permitting assembly of all MCS-8 software. To order, specify C1702A/840 set.

## 8. PL/M Compiler Software Package

Programs for the MCS-8 may now be developed in a high level language and compiled to 8008 machine code. This program is written in FORTRAN IV and is available via time sharing service or directly from Intel.

# 9. MCS-8 Cross Assembler and Simulator Software Package

This software program converts a list of instruction mnemonics into machine instructions and simulates the execution of instructions by the 8008. This program is written in FORTRAN IV and is available via time sharing service or directly from Intel.

## 10. Intellec 8

The Intellec 8, Bare Bones 8, and microcomputer modules must be specified individually by product code.

imm8-80A Intellec 8 (complete table top system)

- imm8-81 Bare Bones 8 (complete rack mountable system)
- imm8-82 Central Processor includes 8008-1 CPU crystal clock and interface logic
- imm6-26 PROM Memory includes sockets for sixteen 1702A PROMs
- imm6-28 RAM Memory 4k x 8 static memory

imm8-60 Input/Output – 4 input and 4 output ports

- imm6-76 1702A PROM programmer and control software
- imm6-70 Universal prototype module
- imm6-72 Module extender



# **Packaging Information**

# MCS-8<sup>™</sup> Instruction Set

# INDEX REGISTER INSTRUCTIONS

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the carry.

	MINIMUM STATES REQUIRED		IN	STR	UC	TION	co	DE			
MNEMONIC		Ъ	D6	D5 D4 D3			D	2 D	1 <sup>D</sup> 0	DESCRIPTION OF OPERATION	
(1)Lr1r2	(5)	1	1	D	D	D	S	S	s	Load index register r1 with the content of index register r2.	
(2) LrM	(8)	1	1	D	D	D	1	1	1	Load index register r with the content of memory register M.	
LMr	(7)	1	1	1	1	1	S	S	S	Load memory register M with the content of index register r.	
(3)L.rl	(8)	0	0	D	D	D	1	1	0	Load index register r with data B B.	
		8	В	8	8	В	8	в	В		
LMI	(9)	0	0	1	1	1	1	1	0	Load memory register M with data B B.	
		в	в	в	в	В	В	в	в		
INr	(5)	0	0	D	D	D	0	0	0	Increment the content of index register r (r # A).	
DCr	(5)	0	0	D	D	D	0	0	1	Decrement the content of index register r (r $\neq$ A).	

## ACCUMULATOR GROUP INSTRUCTIONS

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADr	(5)	10	0 0 0	SSS	Add the content of index register r, memory register M, or data
ADM	(8)	10	0 0 0	1 1 1	BB to the accumulator. An overflow (carry) sets the carry
ADI	(8)	00	000	100	flip-flop.
		BB	BBB	BBB	
ACr	(5)	10	0 0 1	SSS	Add the content of index register r, memory register M, or data
ACM	(8)	10	0 0 1	1 1 1	B, B to the accumulator with carry. An overflow (carry)
ACI	(8)	0 0	001	100	sets the carry flip-flop.
		BB	<u> </u>	BBB	
SUr	(5)	10	0 1 0	SSS	Subtract the content of index register r, memory register M, or
SUM	(8)	1 0	0 1 0	1 1 1	data B B from the accumulator. An underflow (borrow)
SUI	(8)	0 0	0 1 0	100	sets the carry flip-flop.
	i	B B	B B B_	B B B_	
SBr	(5)	1 0	0 1 1	SSS	
SBM	(8)	10	0 1 1	1 1 1	Subtract the content of index register r, memory register M, or data
SBI	(8)	0 0	0 1 1	100	data B B from the accumulator with borrow. An underflow
		вв	BBB	888	(borrow) sets the carry flip-flop.
NDr	(5)	1 0	100	SSS	Compute the logical AND of the content of index register r,
NDM	(8)	1 0	100	1 1 1	memory register M, or data B B with the accumulator.
NDI	(8)	0 0	100	100	
		вв	ввв	8 B B	
XBr	(5)	1.0	101	SSS	Compute the EXCLUSIVE OR of the content of index register
XRM	48)	1 0	1 0 1	1 1 1	r, memory register M, or data B B with the accumulator.
XRI	(8)	0 0	1 0 1	1 0 0	1
		вв	8 8 B	ввв	
OBr	(5)	1 0	1 1 0	SSS	Compute the INCLUSIVE OR of the content of index register
ORM	(8)	1 0	1 1 0	1 1 1	r, memory register m, or data B B with the accumulator.
ORI	(8)	0 0	1 1 0	1 0 0	1
		вв	8 8 B	ввв	1
CPr	(5)	1 0	1 1 1	SSS	Compare the content of index register r, memory register M,
CPM	(8)	1 0	1 1 1	1 1 1	or data B B with the accumulator. The content of the
CPI	(8)	0 0	1 1 1	1 0 0	accumulator is unchanged.
	,	вв	ввв	ввв	-
BLC	(5)	0 0	0 0 0	0 1 0	Rotate the content of the accumulator left.
RRC	(5)	0 0	0 0 1	0 1 0	Rotate the content of the accumulator right.
RAL	(5)	0 0	0 1 0	0 1 0	Rotate the content of the accumulator left through the carry.
RAR	(5)	0 0	0 1 1	0 1 0	Rotate the content of the accumulator right through the carry.
		100			

# PROGRAM COUNTER AND STACK CONTROL INSTRUCTIONS

(4) JMP	(11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	X X X B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	1 0 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Unconditionally jump to memory address B3B3B2B2.
(5) <sub>JFc</sub>	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	0 C4 C3 B2 B2 B2 B3 B3 B3	0 0 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition flip-flop c is false. Otherwise, execute the next instruction in sequence.
JTc	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	1 C4C3 B2 B2 B2 B3 B3 B3	0 0 0 B2 B2 B2 B3 B3 B3	Jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition flip-flop c is true. Otherwise, execute the next instruction in sequence.
CAL	(11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	X X X B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	1 1 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Unconditionally call the subroutine at memory address B3 $B_3B_2B_2$ . Save the current address (up one level in the stack).
CFc	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	0 C4 C3 B2 B2 B2 B3 B3 B3	0 1 0 B2 B2 B2 B3 B3 B3	Call the subroutine at memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition flip-flop c is false, and save the current address (up one level in the stack.) Otherwise, execute the next instruction in sequence.
CTc	(9 or 11)	0 1 B <sub>2</sub> B <sub>2</sub> X X	1 C <sub>4</sub> C <sub>3</sub> B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	0 1 0 B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> B <sub>3</sub> B <sub>3</sub> B <sub>3</sub>	Call the subroutine at memory address B <sub>3</sub> B <sub>3</sub> B <sub>2</sub> B <sub>2</sub> if the condition flip-flop c is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence.
RET	(5)	0 0	ххх	1 1 1	Unconditionally return (down one level in the stack).
RFc	(3 or 5)	0 0	0 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is false. Otherwise, execute the next instruction in sequence.
RTc	(3 or 5)	0 0	1 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop c is true, Otherwise, execute the next instruction in sequence.
RST	(5)	0 0	AAA	101	Call the subroutine at memory address AAA000 (up one level in the stack).

### **INPUT/OUTPUT INSTRUCTIONS**

INP	(8)	0	1	0	0	м	м	м	1	Read the content of the selected input port (MMM) into the accumulator,
OUT	(6)	0	1	R	R	м	М	м	1	Write the content of the accumulator into the selected output port (RRMMM, RR $\neq$ 00).

# MACHINE INSTRUCTION

HLT	(4)	0 0	0	0	0	1	0	0	Х	Enter the STOPPED state and remain there until interrupted.
HLT	(4)	1 1	1	1	1		1	1	1	Enter the STOPPED state and remain there until interrupted.
NOTES:										

intel

ES: SSS = Source Index Register DDD = Destination Index Register Memory registers are addressed by the contents of registers H & L, Additional bytes of instruction are designated by BBBBBBBB. X = "Don't Care". NOTES: (1) SS

- (2) (3) (4)
- Flag flip-flops are defined by C4C3: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), parity (11-parity is even). (5)

# **intel**<sup>®</sup> Microcomputers. First from the beginning.

INTEL CORPORATION • 3065 Bowers Avenue, Santa Clara, California 95051 • (408) 246-7501