# 8008/8008-1 EIGHT-BIT MICROPROCESSOR

- Instruction Cycle Time 12.5 µs with 8008-1 or 20 µs with 8008
- Directly Addresses 16K x 8 Bits of Memory (RAM, ROM, or S.R.)
- Interrupt Capability

- 48 Instructions, Data Oriented
- Address Stack Contains Eight 14-Bit Registers (Including Program Counter) Which Permit Nesting of Subroutines Up To Seven Levels

The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 microcomputer system.

This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits (carry, zero, sign, parity), and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.

The normal program flow of the 8008 may be interrupted through the use of the INTERRUPT control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The READY command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

## 8008 FUNCTIONAL PIN DESCRIPTION



#### $D_0 - D_7$

BI-DIRECTIONAL DATA BUS. All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

### INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

### READY

READY input. This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

#### SYNC

SYNC output. Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.

## $\phi_{1}, \phi_{2}$

Two phase clock inputs.

## $S_0, S_1, S_2$

MACHINE STATE OUTPUTS. The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals  $S_0$ ,  $S_1$ , and  $S_2$ , along with SYNC inform the peripheral circuitry of the state of the processor.

V<sub>CC</sub> +5V ±5% V<sub>DD</sub> -9V ±5%

## **BASIC INSTRUCTION SET**

## **Data and Instruction Formats**

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

D7	<sup>D</sup> 6	$D_5$	D4	D3	D2	D <sub>1</sub>	D <sub>0</sub>
		D	ΑΤΑ	w	DRD		

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions		TYPICAL INSTRUCTIONS
$D_7 \; D_6 \; D_5 \; D_4 \; D_3 \; D_2 \; D_1 \; D_0$	OP CODE	Register to register, memory reference, I/O arithmetic or logical, rotate or
Two Byte Instructions		return instructions
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	OP CODE	
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	OPERAND	Immediate mode instructions
Three Byte Instructions.		
D7 D6 D5 D4 D3 D2 D1 D0	OP CODE	
$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$	LOW ADDRESS	JUMP or CALL instructions
X X D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	HIGH ADDRESS.	*For the third byte of this instruction, $D_6$ and $D_7$ are ''don't care'' bits.

For the MCS  $8^{\text{TM}}$  logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flip-flops except the carry.

	MINIMUM	INSTRUCTION CODE									
MNEMONIC	STATES REQUIRED	<sup>D</sup> 7 D <sub>6</sub>		D <sub>5</sub> D <sub>4</sub> D <sub>3</sub>		<sup>D</sup> 2 <sup>D</sup> 1 <sup>D</sup> 0		1 <sup>D</sup> 0	DESCRIPTION OF OPERATION		
(1) MOV r1, r2	(5)	1	1	D	D	D.	S	s	s	Load index register r1 with the content of index register r2.	
(2) MOV r, M	(8)	1 .	1	D	D	D	1	1	1	Load index register r with the content of memory register M.	
MOV M, r	(7)	1 '	1	1	1	1	S	S	S	Load memory register M with the content of index register r.	
(3) MVI r	(8)	0 0	0	D	D	D	1	1	0	Load index register r with data B B.	
		8 8	в	в	в	в	в	в	В		
MVIM	(9)	0 0	0	1	1	1	1	1	0	Load memory register M with data B B.	
		ВВ	в	в	в	в	в	в	в		
INBr	(5)	0 0	0	D	D	D	0	0	0	Increment the content of index register r (r # A).	
DCR r	(5)	0 0	0	D	Ď	D	0	0	1	Decrement the content of index register r (r $\neq$ A).	

#### Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

ADD r	(5)	1 0	0	Ō	0	S	S	S	Add the content of index register r, memory register M, or data
ADD M	(8)	1 0	0	0	0	1	1	1	B B to the accumulator. An overflow (carry) sets the carry
ADI	(8)	0 0	0	0	0	1	0	0	flip-flop.
		ВВ	в	В	в	В	В	В	
ADC r	(5)	1 0	0	0	1	S	s	S	Add the content of index register r, memory register M, or data
ADC M	(8)	1 0	0	0	1	1	1	1	BB from the accumulator with carry. An overflow (carry)
ACI	(8)	0 0	0	0	1	1	0	 0	sets the carry flip-flop.
	· ·	вв	в	в	в	В	в	в	
SUB r	(5)	1 0	 0	1	0	S	S	s	Subtract the content of index register r, memory register M, or
SUB M	(8)	1 0	0	1	0	1	1	1	data B B from the accumulator. An underflow (borrow)
SUI	(8)	0 0	0	1	0	1	0	0	sets the carry flip-flop.
		вв	в	8	В	в	в	в	
SBB r	(5)	1 0	 0	1	1	s	s	S	Subtract the content of index register r, memory register M, or data
SBB M	(8)	1 0	0	1	1	1	1	1	data B B from the accumulator with borrow. An underflow
SBI	(8)	0 0	0	1	1	1	0	0	(borrow) sets the carry flip-flop.
		вв	в	в	в	Ŕ	в	в	

## **BASIC INSTRUCTION SET**

	MINIMUM	IN	STRUCTION	CODE					
MNEMONIC	STATES	D7D6	$D_{5} D_{4} D_{3}$	D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	DESCRIPTION OF OPERATION				
	REQUIRED								
ANA r	(5)	10	100	SSS	Compute the logical AND of the content of index register r,				
	(8)	10	100	1 1 1	memory register M, or data B B with the accumulator.				
ANI	(8)	00 BB	100 BBB	100 BBB					
XRAr	(5)	1 0	1 0 1	S S S	Compute the EXCLUSIVE OR of the content of index register				
XRAM	(8)	1 0	1 0 1	1 1 1	r, memory register M, or data B B with the accumulator.				
XRI	(8)	0 0	1 0 1	100					
		ВВ	BBB	BBB					
ORA r	(5)	10	1 1 0	SSS	Compute the INCLUSIVE OR of the content of index register				
ORAM	(8)	10	1 1 0	1 1 1	r, memory register m, or data B B with the accumulator .				
ORI	(8)	0 0	1 1 0	100					
		BB	BBB	BBB					
CMP r	(5)	10	1 1 1	SSS	Compare the content of index register r, memory register M,				
CMP M	(8)	10	1 1 1	1 1 1	or data B B with the accumulator. The content of the				
CPI	(8)	00 BB	1 1 1 B B B	100 BBB	accumulator is unchanged.				
RLC	(5)	0 0	0 0 0	0 1 0	Rotate the content of the accumulator left,				
RRC	(5)	0 0	0 0 1	0 1 0	Rotate the content of the accumulator right.				
RAL	(5)	0 0	0 1 0	0 1 0	Rotate the content of the accumulator left through the carry,				
RAR	(5)	0,0	0 1 1	010	Rotate the content of the accumulator right through the carry,				
ogram Count	ter and Stack	Control I	nstructions						
(4) JMP	(11)	0 1	ххх	1 0 0	Unconditionally jump to memory address B3, B3B2, B2.				
		B <sub>2</sub> B <sub>2</sub>	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2					
		XX	B3 B3 B3	B3 B3 B3					
(5) JNC, JNZ,	(9 or 11)	0 1	0 C4 C3	0 0 0	Jump to memory address B3B3B2B2 if the condition				
JP, JPO		B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	flip-flop is false. Otherwise, execute the next instruction in sequence.				
		XX	B3 B3 B3	B3 B3 B3					
JC, JZ	(9 or 11)	0 1	$1 C_4 C_3$	0 0 0	Jump to memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition				
JM, JPE		B <sub>2</sub> B <sub>2</sub>	B2 B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>					
		XX	B3 B3 B3	B3 B3 B3					
CALL	(11)	0 1	XXX	1 1 0 D- D- D-	Unconditionally call the subroutine at memory address B3				
		B <sub>2</sub> B <sub>2</sub> X X	B2 B2 B2 B2 B2 B2	B2 B2 B2 B2 B2 B2					
010 017	(9 or 11)	0 1	B3 B3 B3	B3 B3 B3 0 1 0					
CNC, CNZ, CP, CPO	(90) 11/	B <sub>2</sub> B <sub>2</sub>	0 C4 C3 B2 B2 B2	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>	Call the subroutine at memory address $B_3 \dots B_3 B_2 \dots B_2$ if the condition flip-flop is false, and save the current address (up one				
		X X	B3 B3 B3	B3 B3 B3					
CC, CZ,	(9 or 11)	0 1	1 C4 C3	0 1 0	Call the subroutine at memory address $B_3 \dots B_3 B_2 \dots B_2$ if the				
CM, CPE		B <sub>2</sub> B <sub>2</sub>	By By By By	B <sub>2</sub> B <sub>2</sub> B <sub>2</sub>					
		xx	83 83 83	B3 B3 B3					
RET	(5)	0 0	XXX	1 1 1	Unconditionally return (down one level in the stack).				
RNC, RNZ,	(3 or 5)	0 0	0 C4 C3	0 1 1	Return (down one level in the stack) if the condition flip-flop is				
RP, RPO					false. Otherwise, execute the next instruction in sequence,				
RC, RZ	(3 or 5)	0 0	1 C4 C3	011	Return (down one level in the stack) if the condition flip-flop is				
RM, RPE					true. Otherwise, execute the next instruction in sequence.				
RST	(5)	0 0	AAA	1 0 1	Call the subroutine at memory address AAA000 (up one level in the stac				
nput/Output	Instructions								
IN	(8)	0 1	0 0 M	M M 1	Read the content of the selected input port (MMM) into the				
	(0)				accumulator.				
OUT	(6)	0 1	RRM	M M 1	Write the content of the accumulator into the selected output port (RRMMM, RR # 00).				
	••••	l							
lachine Instru	_								
HLT	(4)	00	0 0 0	0 0 X	Enter the STOPPED state and remain there until interrupted,				

1 NOTES:

 (1) SSS = Source Index Register DDD = Destination Index Register
 B(001), C(010), D(011), E(100), H(101), L(110).
 (2) Memory registers are addressed by the contents of registers H & L.
 (3) Additional bytes of instruction are designated by BBBBBBBB.

1 1

1

1

(4)

X = "Don't Care". (4)

Flag flip-flops are defined by C4C3: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), (5) parity (11-parity is even).

1 1 1

### **ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to +70°C
Storage Temperature	-55°C to +150°C
Input Voltages and Supply Voltage With Respect	
to V <sub>CC</sub>	+0.5 to -20V
Power Dissipation	1.0 W @ 25°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied.

# D.C. AND OPERATING CHARACTERISTICS

 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V \pm 5\%, V_{DD} = -9V \pm 5\% \text{ unless otherwise specified. Logic "1" is defined as the more positive level (V<sub>IL</sub>, V<sub>OL</sub>).$ 

			LIMITS		UNIT	TEST	
SYMBOL	PARAMETER	MIN.	TYP.	MAX.		CONDITIONS	
IDD	AVERAGE SUPPLY CURRENT- OUTPUTS LOADED*		30	60	mA	T <sub>A</sub> = 25°C	
I <sub>L1</sub>	INPUT LEAKAGE CURRENT			10	μA	V <sub>IN</sub> = 0V	
V <sub>IL</sub> .	INPUT LOW VOLTAGE (INCLUDING CLOCKS)	VDD		V <sub>cc</sub> -4.2	v		
V <sub>IH</sub>	INPUT HIGH VOLTAGE (INCLUDING CLOCKS)	V <sub>cc</sub> -1.5		V <sub>cc</sub> +0.3	v		
V <sub>OL</sub>	OUTPUT LOW VOLTAGE			0.4	V	I <sub>OL</sub> = 0.44mA C <sub>L</sub> = 200 pF	
V <sub>он</sub>	OUTPUT HIGH VOLTAGE	V <sub>cc</sub> -1.5			v	I <sub>он</sub> = 0.2mA	

\*Measurements are made while the 8008 is executing a typical sequence of instructions. The test load is selected such that at  $V_{OL} = 0.4V$ ,  $I_{OL} = 0.44$  mA on each output.

## A.C. CHARACTERISTICS

 $T_A = 0$  °C to 70 °C;  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ . All measurements are referenced to 1.5V levels.

			08		)8-1			
SYMBOL	PARAMETER	LIN	1ITS	LIN	1ITS	UNIT	TEST CONDITIONS	
	FARAMETER	MIN.	MAX.	MIN.	MAX.	ONT		
t <sub>CY</sub>	CLOCK PERIOD	2	3	1.25	3	μs	t <sub>R</sub> ,t <sub>F</sub> = 50ns	
t <sub>R</sub> ,t <sub>F</sub>	CLOCK RISE AND FALL TIMES		50		50	ns		
t <sub>ø1</sub>	PULSE WIDTH OF $\phi_1$	.70		.35		μs		
t <sub>¢2</sub>	PULSE WIDTH OF $\phi_2$	.55		.35		μs		
t <sub>D1</sub>	CLOCK DELAY FROM FALLING EDGE OF $\phi_1$ TO FALLING EDGE OF $\phi_2$	.90	1.1		1.1	μs		
t <sub>D2</sub>	CLOCK DELAY FROM $\phi_2$ TO $\phi_1$	.40		.35		μs		
t <sub>D3</sub>	CLOCK DELAY FROM $\phi_1$ TO $\phi_2$	.20		.20		μs		
t <sub>DD</sub>	DATA OUT DELAY		1.0		1.0	μs	C <sub>L</sub> = 100pF	
t <sub>он</sub>	HOLD TIME FOR DATA BUS OUT	.10		.10		μs		
t <sub>IH</sub>	HOLD TIME FOR DATA IN	[1]		[1]		μs		
t <sub>SD</sub>	SYNC OUT DELAY		.70		.70	μs	C <sub>L</sub> = 100pF	
<sup>t</sup> S1	STATE OUT DELAY (ALL STATES EXCEPT T1 AND T1I) <sup>[2]</sup>		1.1		1.1	μs	C <sub>L</sub> = 100pF	
t <sub>S2</sub>	STATE OUT DELAY (STATES T1 AND T1I)		1.0		1.0	μs	C <sub>L</sub> = 100pF	
t <sub>RW</sub>	PULSE WIDTH OF READY DURING $\phi_{22}$ TO ENTER T3 STATE	.35		.35		μs		
t <sub>RD</sub>	READY DELAY TO ENTER WAIT STATE	.20		.20		μs		

<sup>[1]</sup>t<sub>iH</sub> MIN≥t<sub>SD</sub>

 $^{[2]}$  If the INTERRUPT is not used, all states have the same output delay, t<sub>S1</sub>.



Notes: 1. READY line must be at "0" prior to  $\phi_{22}$  of T<sub>2</sub> to guarantee entry into the WAIT state. 2. INTERRUPT line must not change levels within 200 ns (max.) of falling edge of  $\phi_1$ .

## **TYPICAL D.C. CHARACTERISTICS**







OUTPUT SOURCE CURRENT



## **TYPICAL A.C. CHARACTERISTICS**



## **CAPACITANCE** f = 1MHz; $T_A = 25^{\circ}C$ ; Unmeasured Pins Grounded

0/100		LIMIT (pF)					
SYMBOL	TEST	TYP.	MAX. 10				
CIN	INPUT CAPACITANCE	5					
С <sub>DB</sub>	DATA BUS I/O CAPACITANCE	5	10				
Cout	OUTPUT CAPACITANCE	5	10				