MOS LSI

TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

BULLETIN NO. DL-S 7512275, REVISED NOVEMBER 1977

Transmits, Receives, and Formats Data Full-Duplex or Half-Duplex Operation Operation from DC to 200 kHz		DUAL-IN-	AMIC AND PLAST LINE PACKAGES	
 Operation from DC to 200 kHz Static Logic Buffered Parallel Inputs and Outputs Programmable Word Lengths 5, 6, 7, 8 Bits Programmable Information Rate Programmable Parity Generation/Verification Programmable Parity Inhibit Automatic Data Formatting Automatic Status Generation 3-State Push-Pull Buffers Low-Threshold Technology Standard Power Supplies 5 V, -12 V Full TTL Compatibility No External 	VSS VGG ROD ROD ROB ROS ROS ROS ROS ROS ROS ROS ROS ROS ROS	1 [2 [3 [4 [5 [7 [8 [9 [10]	0 view 1 40 1 30 30 30 30 30 30 30 30 30 30 30 30 30	PS WLS1 WLS2 SBS Pl CRL T18 T17 T16 T16 T15 T14 T13
Components	OE SFD	15 [] 16 []	26	TI1 TO
scription	RC DRR	17	24	
The TMS 6011 JC, NC is an MOS/LSI subsystem designed to provide the data interface between a serial communications link and data processing	DR Ri	19 U 20 [22	TBRE MR

The receiver section of the TMS 6011 will accept serial data from the transmission line and convert it to parallel data. The serial word will have start, data, and stop bits. Parity may be generated and verified. The receiver section will validate the received data transmission by checking proper start, parity, and stop bits, and will convert the data to parallel.

The transmitter section will accept parallel data, convert it to serial form, and generate the start, parity, and stop bits.

The TMS 6011 is a fully programmable circuit allowing maximum flexibility of operation, defined as follows:

- The receiver and transmitter sections are separate and can operate either in full-duplex (simultaneous transmission and reception) or in half-duplex mode (alternate transmission and reception).
- The data word may be externally selected to be 5, 6, 7, or 8 bits long.

equipment such as a peripheral or a computer. The device is often referred to as an asynchronous data interface or as a universal asynchronous

receiver/transmitter (UART).

- Baud rate is externally selected by the clock frequency. Clock frequency can vary between 0 and 200 kHz.
- Parity, which is generated in the transmit mode and verified in the receive mode, can be selected as either odd or even. It is also possible to disable the parity bit by inhibiting the parity generation and verification.
- The stop bit can be selected as either a single- or a double-bit stop.
- Static logic is used to maximize flexibility of operation and to simplify the task of the user. The data holding
 registers are static and will hold a data word until it is replaced by another word.
- Asynchronous operation allows the use of a single transmission line. The clock period has to be within ±4% of 1/16 of the time for one bit for the transmitter and/or receiver but no phase relationship is required.

To allow for a wide range of possible configurations, three-state push-pull buffers have been used on all outputs except Transmitter Output (TO) and Transmitter Register Empty (TRE). They allow the wire-OR configuration.

TEXAS INSTRUMENTS

187

UAR

.



TMS 6011 JC,NC Asynchronous data interface (UART)

description (continued)

The TMS 6011 can be used in a wide range of data handling equipment such as modems, peripherals, printers, data displays, and minicomputers. By taking full advantage of the latest MOS/LSI design and processing techniques, it has been possible to implement the entire transmit, receive, and format function necessary for digital data communication in a single package, avoiding the cumbersome circuitry previously necessary.

and the second second

P-channel enhancement-type low-threshold technology permits the use of standard power supplies (5 V, -12 V) as well as direct TTL interface. No external components are needed.

The TMS 6011 is offered in both 40-pin dual-in-line ceramic (JC suffix) and plastic (NC suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The device is characterized for operation from -25°C to 85°C.

operation

The operation can be best understood by visualizing the TMS 6011 as three separate sections: 1) common control, 2) transmitter, and 3) receiver. The transmitter and receiver sections are independent while the control section directs both receive and transmit.

common control section

The common control section will direct both the receiver and the transmitter sections.

The initialization of the TMS 6011 is performed through the Master Reset (MR) terminal. The MR terminal is strobed to a high level after power turn-on to reset all status and transmitter registers and to reset Transmitter Output (TO) to a high level. The Receiver Output (R01-R08) are not controlled by the MR terminal.

Status flags Parity Error, Framing Error, Overrun Error, Data Ready, and Transmitter Buffer Register Empty are disabled when the Status Flags Disable (SFD) is at a high level. When disabled, the status flags float (three-state buffers are in the high-impedance state). The Transmitter Register Empty (TRE) status flag is not a three-state output.

The number of bits per word is controlled by the Word Length Select 1 (WLS1) and Word Length Select 2 (WLS2) inputs. The word length may be 5, 6, 7, or 8 bits. Selection is as follows:

WLSI	WLS2
Low	Low
High	Low
Low	High
High	High
	Low High Low

The parity to be checked by the receiver and generated by the transmitter is determined by the Parity Select (PS) input. A high level on the PS input selects even parity and a low level selects odd parity.

The parity will not be checked or generated if a high level is applied to Parity Inhibit (PI); in this case the stop bit or bits will immediately follow the data bit.

When a high level is applied to PI, the Parity Error (PE) status flag is brought to a low level indicating a no-parity error because parity is disregarded in this mode.

To select either one or two stop bits, the Stop Bit(s) Select (SBS) terminal is used. A high level at this terminal will result in two stop bits while a low level will produce only one.

To load the control bits (WLS1, WLS2, PS, PI, and SBS) a high level is applied to the Control Register Load (CRL) terminal. This terminal may be strobed or hard wired to a high level.

188

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS. TEXAS 75222

TMS 6011 JC.NC ASYNCHRONOUS DATA INTERFACE (UART)

operation (continued)

transmitter section

The transmitter section will accept data in parallel form, then serialize, format, and transmit the data in serial form.

Parallel input data is received through the Transmitter Inputs (TI1-TI8).

Serial output data is transmitted from the Transmitter Output (TO) terminal.

Input data is stored in the transmitter buffer register. A low level at the Transmitter Buffer Register Load (TBRL) command terminal will load a word in the transmitter-buffer register. The length of this word is determined by Word Length Select 1 (WLS1) and Word Length Select 2 (WLS2). If a word of length greater than this appears at TI8 through T11, only the least significant bits are accepted. The word is justified into the least significant bit, T11.

The data is transferred to the transmitter register when the TBRL terminal goes from low to high. The loading of the transmitter register is delayed if the transmitter section is presently transmitting data. In this case the loading of the transmitter register is delayed until the transmission has been performed.

Output serial data (transmitted from the TO terminal) is clocked out by Transmitter Clock (TC). The clock rate is 16 times faster than the data rate.

The data is formatted as follows: start bit, data, parity bit, stop bits (1 or 2). Start bits, parity bits, and stop bits are generated by the TMS 6011. When no data is transmitted the output TO remains at a high level.

The start of transmission is defined as the transition of TO from a high to a low logic level.

Two flags are provided. A high level at the Transmitter Buffer Register Empty (TBRE) flag indicates that a word has been transferred to the transmitter/receiver and that the transmitter buffer register is now ready to accept a new word. A high level at the Transmitter Register Empty (TRE) flag indicates that the transmitter section has completed the transmission of a complete word including stop bits. The TRE flag will remain at a high level until the start of transmission of a new word.

Both the transmitter buffer register and the transmitter register are static and will perform long-term storage of data.

receiver section

The data is received in serial form at the Receiver Input (R1). The data from R1 enters the receiver register at a point determined by the character length, the parity, and the number of stop bits. RI must be maintained high when no data is being received. The data is clocked by the Receiver Clock (RC). The clock rate is 16 times faster than the data rate.

Data is transferred from the receiver register to the receiver buffer register. The output data is then presented in parallel form at the eight Receiver Outputs (RO1 through RO8). The MOS output buffers used for the eight RO terminels are three-state push-pull output buffers that permit the wire-OR configuration through use of the Receiver Output Disable (ROD) terminal. When a high level is applied to ROD the RO outputs are floating. If the word length is less than 8 bits, the most significant bits will be at a low level. The output word is right justified. RO1 is the least significant bit and ROB is the most significant bit.

A low level applied to the Data Ready Reset (DRR) terminal resets the Data Ready (DR) output to a low level.

Several flags are provided in the receiver section. There are three error flags (Parity Error, Framing Error, and Overrun Error) and a DR flag. These status flags may be disabled by a high level at the Status Flags Disable (SFD) terminal.

A high level at the Parity Error (PE) terminal indicates an error in parity.

A high level at the Framing Error (FE) terminal indicates a framing error that is an invalid or nonexistent stop bit in the received word.

> TEXAS INSTRUMENTS DET OFFICE BOX 5012 + DALLAS, TEXAS 75222

UART

·····

TMS 6011 JC,NC Asynchronous data interface (uart)

operation (continued)

£

A high level at the Overrun Error (OE) terminal indicates an overrun. An overrun occurs when the previous word has not been read, i.e., when the DR output has not been reset before the present data was transferred to the receiver buffer register.

A high level at the OR terminal indicates that a word has been received, stored in the receiver-buffer register and that the data is available at outputs RO1 through RO8. The DR terminal can be reset through the DRR terminal.

functional block diagram





TMS 6011 JC,NC ASYNCHRONOUS DATA INTERFACE (UART)

gs over operating free-air temperature range (unless otherwise noted)*

bsolute maximum ratings over operation																			20 V to 0.3 V
Supply voltage, VDD (see Note 1)			·	÷	·	·	•	•	·	•	•		•	•					-20 V to 0.3 V
Supply voltage, VGG (see Note 1)				•	•	•	·	•	·	•	•	•	•	•	·				-20 V to 0.3 V
Supply Voltage, CG (see Note 1)						•	٠		•	•	•	•	•	•	•	•	•		-25°C to 85°C
Input voltage (any input) (see Note 1) Operating free-air temperature range Storage temperature range								•	٠	•	•	•	·	•	•	•	•	•	-55°C to 150°C
Operating free-air temperature runge									•	·	·	•	•	•	•	•			herese) Throughout
Storage temperature range	· .	÷.,	 		-	1 10	the		rma	diy .	mos	t Po	sei ti	VB 8	upp	¥,	v ss		

Durage (emperature range) — 0 to 100 or NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most positive supply, VSS (substrats). Throughout the remainder of this date sheet voltage values are with respect to VDD. "Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent demage to the device. This is a trees rating only and "Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent demage to the device. This is a trees rating only and "stresses beyond those listed under "Absolute Maximum Rating" may cause permanent demage to the device. This is a trees rating only and "stresses beyond those listed under "Absolute Maximum Rating" may cause permanent demage to the device. This is a trees rating only and stresses beyond those stress of the device at these or any other conditions beyond those indicated in the "Recommended Derivide Rations" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may effect device reliability.

recommended operating conditions

mended operat		MIN	NOM	MAX	UNIT
PARAM	ETER		0		V _
Supply voltage, VD		-11.5	-12	~12.5	V
Supply voltage, VG		4.75	Б	5.25	V
		Vss -1.5		Vss +0.3	V
11	tage all inputs, V1H (see Notes 2 and 3)	-12		0.8	V
High-level input vol	tage, all inputs, VIL (see Notes 2 and 3)	2.5			μs
Low-level input to	Clock	400			N 5
	Transmitter buffer register load	250			ns
	Control register loed	400			ns
	Parity inhibit (see Notes 4 and 5)	300			ns
Pulse width, t _w	time line house 4 and 5)	300			115
	Parity select (see Notes 4 and 5) Word length select and stop bit select (see Notes 4 and 5)	- 1.5			J JIE
	Master reset				D1
	Data ready reset	104			ns
Data setup time, t		201			ns
Data hold time, t				200	kH
Clock frequency,				85	°
CIOCK Hequeiner	<u></u>				

NOTES: 2. All date, clock, and command inputs have internal pull-up resistors to allow direct clocking by any TTL circuit. 3. The sigebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels oniy. 4. Inputs to PI, PS, WLS1, WLS2, and SBS are normally static signals. A minimum pulse width has been indicated for possible pulsed

ouverance. 5. All control signal pulses should be centered with respect to CRL to ensure maximum setup and hold time.

D. Glock requency is to times the osuo rate. ↑↓The arrow indicates the edge of the TBRL pulse used for reference: ↑ for the rising edge, ↓ for the failing edge.

ristics over full ranges of recommended operating conditions (unless otherwise noted)

cal characteristics over full ranges of		MIN	TYPT	MAX	UNI
PARAMETER	TEST CONDITIONS	2.4			v
the second second second second	10H100µA			0.6	V
On the second second	OL = 1.6 mA			10	14
VOL all inputs	V1 - 5 V			-1.6	m
inputs	V1 - 0 V		11	16	T m.
The section Voc	All inputs at a high level		20	35	m
100 Vice	All inputs at a high level		240	385	m
30	All inputs at a high level	_	10	20	Р
PD Power dissipation Ci Input capacitance, all inputs	V1 = VSS, f = 1 MHz				

Ci [†]All typical values are at $T_A = 25^{\circ}C$ and nominal voltages.

TEXAS INSTRUMENTS

191

うたちの

_

TMS 6011 JC.NC Asynchronous data interface (uart)

switching characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEST CONDITIONS	MIN	TYPT	MAX	UNIT
	PARAMETER				1000	
	Propagation delay time, high-to-low			800	1000	
PHL	level DR output from DRR			800	1000	na
	Propagation datay time, high-to-low			800	1000	
PHL	level TBRE output from TBRL			300	500	01
TPZX	Enable time, receiver output from ROD	1 Series 74 TTL load		300	500	118
TPXZ	Disable time, receiver output from ROD			300	500	ns
	Enable time, outputs PE, FE, OE, DR, or			300		
ΦZX	TBRE from SFD			300	500	
	Disable time, outputs PE, FE, OE, DR, or			300		
tPXZ	TBRE from SFD					

[†]All typical values are at T_A = 25°C and nominal voltages.

voltage waveforms



This Material Copyrighted By Its Respective Manufacturer

TMS 6011 JC.NC Asynchronous data interface (uart)

Service and

				TRA	NSMIT	TTER	TIMIN	G'											
					T	See N	ote 3									1			
T.	۱ 				-									٢		l			
RE (3-STATE)	See N		_							_				_	ī				
(NOT H	→ •s	ee Note		2 Data	3.Data	4 Dat	5 Da	6 D	10 7 D	nta 8	Parity	Stop	1 Sto	¢ 2	Stort	Data 1			
TATE) L	Start	LSB		<u>-</u>		BITT	ME	Note 1) 1			ск сч			•				
														1					
E (NOT 3-STATE)									vity and	i 2 sta	01								
Fransmitter initially	assumed inac	tive at s	ant of d	liagram,	shown	for 8 le	vel code	and pe											
DTES: 1. Bit time	IS 16 clock cy	cies. vathe st	art puis	a will ac	peer or	n line w	ith in or	e clock	cycle o	f time	data s	trobe of	CCU 18	(see di	itail bel	DWI.			
2 If transm	TBAL	-																	
	CLOCK		ഹ്ഷ		<u> </u>	1/16 8	T												
	то			STA	RT				h		ransmi	ission of	fchar	acter	ı.				
3. Because	TO transmitter is oes to a low f	double	buffere	ed, anoth	her data	strabe	can occ k cycle	ur anyı Iollowi	ng a TB	RLP	itsa.								
							тімн	NG			Pari	ty Stor	5 1 S	itop 2	Start	Data 1			
H RI (see Note 3) INTERNAL DATA SAMPLING PULSE (see Note 4) PE		rt Data		2 Data				NG Data 6 7 	Data 7 1		ـــــــــــــــــــــــــــــــــــــ	ty Stop	<u>, 1 s</u>	 		YCLE	•	UART	
RI (see Note 3) INTERNAL DATA SAMPLING PULSE (see Note 4) PE FE				2 Datu				VG	See 1	MSE	- ± - 			 		YCLE	-	UART	
RI (see Note 3) INTERNAL DATA SAMPLING PULSE (see Note 4) PE FE RO1-RO8				2 Data				NG Data 5 1	See 1	Inte 1				 		YCLE	-	UART	
RI (are Note 3) L INTERNAL DATA SAMPLING PULSE (are Note 4) PE FE RO1-RO8 OE NOTES: 1. This is 0. A high buffer receive 3. The R		which the ition or that the ter. Illustrative	e error the D three e s an eig	canditic R pin i pror-flag ht-bit w	a 3 Der	te 4 D	ata 5 (, , , , , , , , , , , , , , , , , , ,	Data 6	See P See P See P See P See P See P See P See P	MSE Jate 1 Jate 1 Note 2 Note 2 Celver ins ve	2 registe ii unti ii sinhii	r has b ii the ni bited, th		\$ CI - 1/10	OCK C	YCLE ME the receiver	0w	UART	
RI (are Note 3) L INTERNAL DATA SAMPLING PULSE (are Note 4) PE FE RO1-RO8 OE NOTES: 1. This is 0. A high buffer receive 3. The R	the point at 1 -to-to-tow trans- register and t waveform i t data bit. Fo ampling occu	LS which th that the ter, r all wo rs at the	e error s the D three eig rd lengt	candilla R pin i prorflet htbit w	a 3 Der	te 4 D	if error if error id. Our regis	Deta 6	See P See P See P See P See P See P See P See P	MSE Jote 1 dote 1 Note 2 caluer ins va caluer ins va caluer ins va caluer	registe iid unt is inhili fied, i.	r has b il the nu bired, R D1 birt).	ent til	3 Cl - 1/10 ransfei ord is p bits 12) is	OCK C	YCLE ME the receiver	ow nt	193	

